Louisiana State University

LSU Digital Commons
LSU Doctoral Dissertations

Graduate School

10-16-2020

Adaptive Data Migration in Load-Imbalanced HPC Applications
Parsa Amini
Louisiana State University and Agricultural and Mechanical College

Follow this and additional works at: https://digitalcommons.lsu.edu/gradschool_dissertations
Part of the Computer Sciences Commons

Recommended Citation
Amini, Parsa, "Adaptive Data Migration in Load-Imbalanced HPC Applications" (2020). LSU Doctoral
Dissertations. 5370.
https://digitalcommons.lsu.edu/gradschool_dissertations/5370

This Dissertation is brought to you for free and open access by the Graduate School at LSU Digital Commons. It
has been accepted for inclusion in LSU Doctoral Dissertations by an authorized graduate school editor of LSU
Digital Commons. For more information, please contactgradetd@lsu.edu.

ADAPTIVE DATA MIGRATION IN
LOAD-IMBALANCED HPC APPLICATIONS

A Dissertation
Submitted to the Graduate Faculty of the
Louisiana State University and
Agricultural and Mechanical College
in partial fulfillment of the
requirements for the degree of
Doctor of Philosophy
in
The Department of Computer Science

by
Parsa Amini
B.S., Shahed University, 2013
M.S., New Mexico State University, 2015
December 2020

Acknowledgments
This effort has been possible, thanks to the involvement and assistance of numerous
people. First and foremost, I thank my advisor, Dr. Hartmut Kaiser, who made this
journey possible with their invaluable support, precise guidance, and generous sharing of
expertise. It has been a great privilege and opportunity for me be your student, a part of
the STE||AR group, and the HPX development effort. I would also like to thank my mentor
and former advisor at New Mexico State University, Dr. Jeanine Cook, who took me under
their wing at the NMSU ACAPS laboratory when I was a master’s student, introduced
me to HPX and AGAS, enabled my research on HPX, and continuously provided me with
meticulous critique and advice, even throughout my Ph.D. research.
I thank the committee co-chair, Prof. Golden G. Richard III, and committee members
Dr. Feng Chen and Prof. Shuangqing Wei for their time, patience, and feedback. I thank
the head of the Department of Computer Science, Prof. Bijaya B. Karki, for their kind
support and advice.
I offer my sincere gratitude to my dear friend and colleague, Alireza KheirKhahan,
who helped me with numerous aspects of my time as a student at LSU, including making
many of the experiments in this work possible. I would like to thank my friends and
colleagues, Bita HashemiNezhad, Dr. Shahrzad Shirzad, Dr. Zahra Khatami, Dr. Thomas
Heller, and Dr. Patricia Grubel. I thank Adrian S. Lemoine for the great effort they
put into coordinating efforts and ensuring the availability of all resources that the team
needed during their time at the STE||AR group. I appreciate all the help Katharine M.
Bailey gave me by proofreading and reviewing this dissertation, in addition to their help
in coordinating efforts at the STE||AR group. The collection of experiment data discussed
in chapter 2 and chapter 4 was made possible as a part of my collaborative effort with the
Gordon Bell project team at the STE||AR group, particularly, Dr. Patrick Diehl and Dr.
Dominic C. Marcello.
To my supportive wife, Armaghan, thank you for everything you do. Thanks for
encouraging me at every step I took to finish my work. Thanks for putting up with me
and loving me. All I can say is that none of this would have been possible without you.
My friend, Alireza Nazari, I cannot fathom just how much you have helped me in my
ii

life, but I do know that I would definitely not be here writing this without you. To Bita
HashemiNezhad, Saeed Ansari, Anita Rodriguez, I would not be who I am without you
people. I apologize to everyone else I have left out, and thank you for your contributions to
my life. Special thanks to whatever is the reason that I exist, and I do not have a chance
to understand or truly appreciate as an organic being.

iii

Table of Contents
ACKNOWLEDGMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii
LIST OF TABLES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vi
LIST OF FIGURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii
ABSTRACT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix
CHAPTER
1. INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.1. Data Load Balancing in HPX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.2. Research Objectives . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.3. Dissertation Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4. Role of the Researcher . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5. Test Subjects . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.

1
3
4
4
5
6

ASSESSING THE PERFORMANCE IMPACT OF USING
AN ACTIVE GLOBAL ADDRESS SPACE IN HPX: A CASE
FOR AGAS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.2. Related Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.3. The Active Global Address Space . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.4. Quantifying AGAS Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.5. Performance Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.6. Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

7
7
9
11
17
19
22

3.

ASSESSING THE PERFORMANCE IMPACT OF OBJECT
MIGRATION IN AN ACTIVE GLOBAL ADDRESS SPACE . . . . . . . . . . . . . . .
3.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.2. Related Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3. Object Migration in HPX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4. Quantifying Migration Effects on Performance . . . . . . . . . . . . . . . . . . . . . . . . .
3.5. Performance Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.6. Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

27
27
28
30
37
41
44

4.

ASSESSING THE PERFORMANCE IMPACT OF APEX . . . . . . . . . . . . . . . . . .
4.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.2. Related Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.3. APEX. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.4. Quantifying Effects of Using APEX on Application Performance . . . . . . .
4.5. Performance Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4.6. Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

46
46
47
48
49
51
52

5.

USING HPX MIGRATION IN CUDA-ENABLED APPLICATIONS . . . . . . . . 54
iv

5.1.
5.2.
5.3.
5.4.
5.5.
5.6.

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Related Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Experiment Setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Performance Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

54
55
56
58
61
62

6.

ADAPTIVE MIGRATION IN HPX USING APEX POLICIES . . . . . . . . . . . . .
6.1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6.2. Related Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6.3. APEX Policy Engine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6.4. Proof of Concept Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6.5. Performance Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6.6. Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

64
64
65
67
68
74
76

7.

CONCLUSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
7.1. Contributions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
7.2. Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80

APPENDIX. COPYRIGHT INFORMATION FOR CHAPTER 2 . . . . . . . . . . . . . . . . . . . 82
REFERENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
VITA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

v

List of Tables
2.1.

Configuration of Piz Daint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

2.2.

Software used in the experiment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

3.1.

Configuration of the Medusa partition on Rostam . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

3.2.

Software used in the experiment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

4.1.

Popular profiling tools and libraries . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

4.2.

Software versions of Octo-Tiger and its dependencies . . . . . . . . . . . . . . . . . . . . . . . . . 50

4.3.

Configuration of Cori system at NERSC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

5.1.

Configuration of Diablo node of Rostam at LSU CCT . . . . . . . . . . . . . . . . . . . . . . . . 60

6.1.

Configuration of SuperMIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

vi

List of Figures
2.1.

AGAS provides an abstraction layer on top of virtual addresses
local to each locality. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

2.2.

When an HPX thread accesses a global object, AGAS determines if the object can be accessed locally. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

2.3.

AGAS credit system tracks global references. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

2.4.

AGAS instances maintain address resolution information in four
namespaces and the AGAS cache. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

2.5.

AGAS overhead in total as a percentage of overall processor time
while running Octo-Tiger on 2 to 1024 nodes of Piz Daint with
a fixed problem size (Strong Scaling). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

2.6.

Total CPU time spent in resolve GID calls while running OctoTiger on 2 to 1024 nodes of Piz Daint with fixed problem size
(Strong Scaling). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

2.7.

Total CPU time spent in decrement credit calls while running
Octo-Tiger on 2 to 1024 nodes of Piz Daint with fixed problem
size (Strong Scaling). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

2.8.

Total CPU time spent in route calls while running Octo-Tiger
on 2 to 1024 nodes of Piz Daint with fixed problem size (Strong Scaling). . . . . . 24

2.9.

Total CPU time spent in bind GID calls while running OctoTiger on 2 to 1024 nodes of Piz Daint with fixed problem size
(Strong Scaling). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

3.1.

HPX components involved in AGAS migration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

3.2.

Schematic illustration of the migration process of a single global
object in HPX, considering several outstanding references from
different places in the application. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Schematic illustration of the data placement of the global objects
representing the partitions of the 1D computational space across
two localities. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Comparing the scaling behavior of the experiments using nonoverlapped (blocking) migration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

3.3.
3.4.
3.5.

Comparing the scaling behavior of the experiments using overlapped (fully asynchronous) migration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

vii

4.1.

APEX interacts with the HPX Performance Counter Framework, PAPI, TAU, and the application. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49

4.2.

Octo-Tiger is run on Cori with and without APEX. . . . . . . . . . . . . . . . . . . . . . . . . . . 52

5.1.

Proposed Migration operation in CUDA-enabled HPX application implementations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Comparison of execution between indirect migration, page-locked
indirect migration, and peer-to-peer migration on GPU-enabled
Dazmir between HPX localities on one node. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

5.2.

6.1.

Interactions between APEX, Performance Counter Framework,
PAPI, TAU, Policy Engine, Active Harmony and the application. . . . . . . . . . . . . . 69

6.2.

Comparison of execution times of Dazmir with optimal data distribution as the baseline, against execution times of unbalanced
Dazmir with migration policies applied. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

6.3.

Comparing performance measurements between the proposed
load-balancing policies and the optimally balanced baseline as
run on 128 nodes of SuperMIC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

6.4.

The number of simulated timesteps during the execution between the proposed load-balancing policies and the optimally
balanced baseline runs on 128 nodes of SuperMIC. . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

6.5.

Comparing the average idle rates in the same time window between the proposed load-balancing policies and the optimally
balanced baseline as run on 128 nodes of SuperMIC. . . . . . . . . . . . . . . . . . . . . . . . . . 77

viii

Abstract
Distributed parallel applications need to maximize and maintain computer resource
utilization and be portable across different machines. Balanced execution of some applications requires more effort than others because their data distribution changes over time.
Data re-distribution at runtime requires elaborate schemes that are expensive and may
benefit particular applications.
This dissertation discusses a solution for HPX applications to monitor application execution with APEX and use AGAS migration to adaptively redistribute data and load
balance applications at runtime to improve application performance and scaling behavior.
This dissertation provides evidence for the practicality of using the Active Global Address
Space as is proposed by the ParalleX model and implemented in HPX. It does so by using migration for the transparent moving of objects at runtime and using the Autonomic
Performance Environment for eXascale library with experiments that run on homogeneous
and heterogeneous machines at Louisiana State University, CSCS Swiss National Supercomputing Centre, and National Energy Research Scientific Computing Center.
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Chapter 1. Introduction
Much research and work exist on parallel programming, but the problems are still
relevant and are not yet solved and we have serious problems, especially in the C++
community. We have many models and frameworks that work within their boundaries but
cannot integrate well with others to build high performance and scalable software.
The other problem is that even if we use the existing systems like OpenMP or MPI
for distributed applications, we usually observe that the computing resources are utilized
in brief bursts of activity and sit idle otherwise. This pattern exists because of the implicit barriers and synchronization primitives prevalent in parallel programs. For example,
OpenMP inserts barriers at the end of loops, or in MPI using lock-steps, a barrier to synchronize communication between time steps in distributed applications, is the natural way
of writing programs.
The programming languages and models commonly in use do not facilitate exposing
parallelism, and thus parallel programs have insufficient parallelism to take advantage of
available computing resources. They do not provide facilities to express nested parallelism
or otherwise provide a means to express dependencies between pieces of work in a manner
that allows programs to execute as far as they can, without waiting on computation that
is not yet useful. In other words, with the current systems, should the programmers wish
to implement asynchrony, they also need to deal with the concurrency.
Additionally, there is insufficient coordination between on-node and off-node parallelism. Take, for example, integrating an MPI code into an OpenMP thread. They are
not designed to be integrated together, and the burden of ensuring that the parallel program functions as intended is on the user. Moreover, off-node parallelism is not limited to
distributed machines and includes co-processors, FPGAs, and GPUs, which have different
architectures and require additional effort to use.
Adaptive Many-Task runtime systems (AMTs) attempt to extract more parallelism
from codes by providing users with semantics to express their code in terms of many tasks.
1

These tasks are user-level threads that an AMT task scheduler schedules and runs. However, task sizes must be of the appropriate size and configurable to ensure the scheduling
tasks’ cost does not dominate running the tasks. This over-subscription scheme also allows
adaptive load balancing to make better use of computing resources because all tasks that
do not have a pending precondition can get scheduled and executed in parallel. Moreover,
it allows latencies, overheads, and waits, to overlap with computation as much as possible.
AMTs also provide an API that enables managing parallelism to utilize all available resources. They have been a subject of many years of investigations and research, and several
systems currently exist that carry the asynchronous many-task runtime systems label.
HPX is a runtime system that fits the AMT definition but is unique in that it is the
only AMT that exposes API that conforms to the current C++ standard. This trait enables porting any application that uses standard C++ API to HPX with minimal changes
and large performance yields. For example, HPX implements C++17 parallel algorithms,
which means an application that uses C++17 algorithms can switch to using the HPX
version by switching from the standard algorithms namespace to the equivalent algorithms
namespace in HPX. It has an integrated and unified syntax for expressing local and distributed parallelism. The benefit of using this programming model is that programs can be
auto-parallelized and latencies are intrinsically hidden by overlapping them with available
unrelated work.
One feature in HPX is its enabling of using futures to express computation asynchronously and its elaborate system for composing futures and attaching continuations.
Users can parallelize their sequential code using futures to transform their codes into an
execution tree representing their original algorithm and capturing all data dependencies.
HPX then asynchronously runs this execution tree using all available computing resources
and parallelism. In summary, futures enable transparent synchronization with producers,
eliminate the need to deal with threads, express data dependencies, and the composition
of several asynchronous operations.
2

AGAS is a fundamental component of HPX. It provides global addresses to objects
across the environment and enables their move without their address being affected. It
facilitates expressing parallel programs, which is beneficial to users and improves users’
productivity. It also makes transparent load-balancing possible. These are the reasons we
are interested in using AGAS. The body of research on AGAS is scarce, making all uses
of it subject to scrutiny. One objective of this dissertation is to investigate, introduce, and
study AGAS and provide a foundation for additional HPX features.
1.1.

Data Load Balancing in HPX

Some HPC applications are intrinsically performance-impaired and, in the absence of a
continuous load-balancing arrangement, would waste compute resources and exhibit poor
scaling behavior. For example, Adaptive Mesh Refinement (AMR) applications are an
essential group of such applications, where the load-imbalance gradually increases when
resolution increases in particular regions of interest. Therefore, adaptively load-balancing
such applications is an interesting subject for computer science research.
HPX is a distributed asynchronous many-task runtime system library that allows users
to redistribute data during application execution explicitly. However, it does not provide
applications that use it with a means to automatically and regularly address load-imbalance
of data. Hence, we need a new software solution that enables the adaptive load-balancing
of data in HPX applications that need it. This dissertation focuses on studying the HPX
facilities that are useful for developing a software solution that addresses load-imbalanced
applications and study their impact on applications that use it.
HPX provides a global address space called Active Global Address Space (AGAS) that
maps global addresses to local virtual addresses and facilitates the expression of distributed
data structures and algorithms. Accessing globally-accessible data through their global
addresses in HPX is transparent to the application, and the code written to access an object
that is local or remote is identical. Global objects in HPX can be moved across compute
nodes without changing its global address or stopping application execution. This feature
3

is called migration, and it can assist in redistributing data during application execution
to improve scaling transparently. Since migration is a transparent operation, it enhances
users’ ability to express code that overlaps computation with communication.
HPX provides a comprehensive system for observing runtime and application performance through its performance counter framework. Additionally, HPX can integrate with
the Autonomic Performance Environment for eXascale (APEX) library, which can query
HPX’s performance counters and integrate with the Active Harmony application tuning
library to take action to alter the application execution according to policies specified by
the user.
1.2.

Research Objectives

In this dissertation, we build a case for developing software for adaptively load balancing
applications that will benefit from it on top of the HPX runtime system using the AGAS
migration feature in HPX. In short, we intend on achieving the following goals:
• Studying the performance impacts of AGAS on applications that use it
• Studying the performance impacts of using AGAS migration in HPX applications
• Exploring the use of AGAS migration in GPU-enabled applications
• Evaluating the performance impact of using APEX with HPX applications
• Implementing an adaptive load balancing scheme to assist performance-impaired applications
1.3.

Dissertation Organization

Distributed load-balancing schemes are a well-studied subject, and a substantive body
of quantitative and analytical research is available. However, we are interested in studying
load-balancing in the context of the HPX runtime system and its capabilities, including the
Active Global Address Space and integration with APEX. Additionally, the body of HPX
research is limited regarding load-balancing, and we need to understand the performance
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impact of the HPX features we plan to use. To accomplish our research objective of studying
the adaptive data load-balancing scheme in HPX, we first examine each of our scheme’s
building blocks to understand their performance implications, then use them together to
build our system. We cover each system in its chapter, and each chapter contains a survey
of related work on the topic it covers. An overview of the problems each of the mentioned
chapter covers is as follows:
• Chapter 2 explains the concept of Active Global Address Space (AGAS) and provides
a method to study its performance.
• Chapter 3 explores the migration feature enabled by AGAS and analyzes its impact
on HPX applications.
• Chapter 4 presents the Autonomic Performance Environment for eXascale (APEX)
framework, and its performance impact on Octo-Tiger, a state-of-the-art HPX application.
• Chapter 5 introduces the idea of using AGAS migration on global objects that GPU
devices can access and produces an example case that demonstrates it in action.
• Chapter 6 introduces the APEX Policy Engine component and uses it to implement
an adaptive load-balancer using HPX migration.
Finally, chapter 7 summarizes our observations and concludes our work.
1.4.

Role of the Researcher

The author was responsible for collecting the data in chapter 2, which was collected as a
part of the debugging and preparation stage to set up the experiment that was subsequently
used in the following publication:
• G. Daiß, P. Amini, J. Biddiscombe, P. Diehl, J. Frank, K. Huck, H. Kaiser, D.
Marcello, D. Pfander, D. Pflüger “From Piz Daint to the Stars: Simulation of Stellar
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Mergers using High-Level Abstractions.” Proceedings of the International Conference
for High Performance Computing, Networking, Storage and Analysis. 2019.
Additionally, the author has been responsible for or involved with the published works
listed below, all of which have directly or indirectly influenced and driven this dissertation:
• R. Tohid, B. Wagle, S. Shirzad, P. Diehl, A. Serio, A. Kheirkhahan, P. Amini, K.
Williams, K. Isaacs, K. Huck, S. Brandt “Asynchronous execution of python code
on task-based runtime systems.” 2018 IEEE/ACM 4th International Workshop on
Extreme Scale Programming Models and Middleware (ESPM2). IEEE, 2018.
• H. Kaiser, P. Diehl, A.S. Lemoine, B.A. Lelbach, P. Amini, A. Berge, J. Biddiscombe,
S.R. Brandt, N. Gupta, T. Heller, K. Huck, 2020. “HPX-The C++ Standard Library
for Parallelism and Concurrency.” Journal of Open Source Software 5.53 (2020): 2352.
1.5.

Test Subjects

Throughout this dissertation, we run our experiments on two test subjects:
1. Dazmir: Dazmir is a distributed mini-application that extends the HPX distributed
one-dimensional stencil simulation example, simulating a one-dimensional heat stencil. It is a suitable example for our testing purposes because its codebase is small,
its amount of computation is easy to configure for scaling experiments, and because
stencil-based codes are widely in use in the field of high-performance computing. It is
implemented in multiple configurations to test different scenarios in our experiments.
2. Octo-Tiger: Octo-Tiger is a state-of-the-art multi-physics, distributed astrophysics
AMR HPX code that simulates binary mergers. It is actively under development and
has been used in several studies to run binary merger simulations on large machines
like Piz Daint and Cori.
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Chapter 2. Assessing the Performance Impact of using an Active
Global Address Space in HPX: A Case for AGAS

This chapter describes the Active Global Address Space system (AGAS), a subsystem
of the HPX runtime system designed to handle data locality at runtime, independent of the
hardware and architecture configuration, and its functionality. AGAS enables transparent
runtime global data access and data migration but incurs an overhead cost at runtime.
We present a method to assess AGAS’s performance and the amount of impact it has
on the execution time of the Octo-Tiger application. With our assessment method, we
empirically identify the most expensive AGAS operations in HPX and demonstrate that
AGAS’s overhead is negligible.
2.1.

Introduction

Global address space systems attempt to boost productivity and simplify the application development cycle of distributed parallel applications by providing a ubiquitous
abstraction layer over memory spaces provided and managed by the operating system on
each node in a large-scale system. SPMD-style (Single Program Multiple Data) Partitioned
Global Address Space (PGAS) designs eliminate this layer during compilation to avoid the
complexity of resolving global addresses at runtime at the cost of limiting productivity
and imposing limitations on the code. In contrast, others like HPX[2, 3], Charm++[4],
UPC++[5], Chapel[6], and Regent[7] provide runtime components that map global addresses to virtual addresses during application execution to provide true global addresses.
The demand for models that enable applications to process massive datasets within
a specific time, power, and budgetary constraints continues to pose challenges for the
computer science community [8, 9]. One category of these challenges is managing large
The contents of this chapter have been previously presented at the Third Annual Workshop on Emerging Parallel and Distributed Runtime Systems and Middleware on November 22nd, 2019 by Parsa Amini
and Hartmut Kaiser with the title “Assessing the Performance Impact of using an Active Global Address
Space in HPX: A Case for AGAS” [1]. Modifications and edits have been applied for clarity and to adapt
it with the dissertation format. © 2019 IEEE. Reprinted with permission.
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quantities of objects across several machines and memory partitions while maximizing
data locality. Several Partitioned Global Address Space systems (PGAS) [10] try to address these needs by providing control over data distribution and facilitating data accesses
across processes and machines. However, initial data placement alone is insufficient to address more complex applications such as adaptive mesh refinement (AMR), dynamic graph
applications, and partial differential equations (PDE) solvers [11, 12, 13] that become scaling impaired over time due to increasing load imbalances. Active Global Address Space
(AGAS) is a system that tries to address these performance-impaired applications. AGAS
was initially proposed for the ParalleX programming model [11] and implemented in HPX.
It adds an abstraction layer on top of local objects on each compute node by mapping local
virtual addresses to a global address and ensuring that global addresses are valid even if
it refers to objects migrating to different physical locations. AGAS enables applications
to perform load-balancing at runtime by using data migration. AGAS also reduces data
movement by using active messages. Active messages significantly reduce the need for data
movement by moving tasks to where the data is located instead of moving the data to
where work is executed. However, AGAS introduces overhead as it needs to execute code
to resolve and maintain the references.
Assessing the overheads incurred by AGAS is the main objective of this chapter. We
address this objective by developing a method that uses AGAS measurement data and
applies it to quantify the performance of AGAS functions that demonstrate their scaling
behavior. In the rest of this work, we do the following:
• Section 2.2 discusses other pertinent research.
• Section 2.3 presents a general overview of AGAS functionality.
• Section 2.4 explains the criteria for evaluating the results.
• Section 2.5 presents the experiments that were run and examine their results.
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• Section 2.6 further analyzes our results and consider directions that are likely to
produce more insights into improving AGAS, considering our findings.
2.1.1.

Role of the Researcher

The text in this chapter is from the following collaborative effort with Dr. Hartmut
Kaiser:
• P. Amini and H. Kaiser. Assessing the Performance Impact of using an Active Global
Address Space in HPX: A Case for AGAS. In 2019 IEEE/ACM Third Annual Workshop on Emerging Parallel and Distributed Runtime Systems and Middleware (IPDRM), pages 26–33, 2019.
In the work mentioned above, the author was responsible for identifying the potential for
collecting data from an orthogonal parallel effort on Octo-Tiger to study AGAS overheads.
Additionally, the author is responsible for devising the experiment, developing the metrics
for performance comparison, data collection, analysis, and write-up. Additionally, the
data was collected during the debugging and testing stage of preparing Octo-Tiger for a
full-system run, and the results of that study are in the following publication:
• G. Daiß, P. Amini, J. Biddiscombe, P. Diehl, J. Frank, K. Huck, H. Kaiser, D.
Marcello, D. Pfander, D. Pflüger ”From Piz Daint to the Stars: Simulation of Stellar
Mergers using High-Level Abstractions.” Proceedings of the International Conference
for High Performance Computing, Networking, Storage and Analysis. 2019.
In the work mentioned above, the author was responsible for sections in the text on the
background work and on HPX-related feature.
2.2.

Related Work

The MPI programming model [14] provides the user with complete control over data
locality and performance. On the other hand, it does not have the programmability and
global data referencing the simplicity of distributed many-tasks systems. The global address
9

space model combines the two models and enables processes to access shared memory
locations with a global address while maintaining an explicit distinction between local and
remote operations. This model provides the means to implement distributed versions of
commonly used data structures like arrays, sets, matrices, or any data structure based on
pointers.
In some global address space implementations like Unified Parallel C (UPC) [15], Fortran (Coarrays), and SHMEM [16, 17], the global addresses are resolved to communication calls during compilation. Because these implementations resolve global addresses at
compile-time, they still do not provide the freedom programmers have in a shared-memory
application. Additionally, they still use global barriers as the synchronization mechanism,
which does not trivially achieve shared memory applications performance.
Asynchronous PGAS implementations (e.g., Charm++, UPC++, Chapel, and X10)
follow the asynchronous many task model to perform load-balancing dynamically at runtime. They allow multiple tasks to run within each operating system thread and provide
tools for controlling the memory layout and expressing multidimensional, sparse, associative, or unstructured data structures.
In recent years, there has been a significant increase in the utilization of heterogeneous
clusters that use GPUs and MICs in addition to CPUs [18, 19, 20, 21]. One approach to
managing such systems is using solutions[22, 19, 23] that separately use a library like MPI
for explicit communication between nodes and a choice of shared-memory programming
frameworks such as OpenMP [24], Kokkos [25, 26], or UPC. Other approaches include
Asynchronous PGAS runtimes [27] and Charm++ that use dynamic multithreading to
avoid fragmenting the application development process to separately manage communication and computation while maintaining portability between various cluster configurations
and providing access to heterogeneous computing resources[28].
Most studies on distributed runtime systems do not include quantitative analysis of
their global address space system’s performance but present the overall performance of
10

applications using the respective model or implementation. However, only HPX has a
global address system that allows for objects with arbitrary types to be relocated at runtime
among the runtime systems mentioned. This unique property calls for a closer look into
HPX’s Active Global Address Space system behavior and performance and is the motivation
behind this study.
2.3.

The Active Global Address Space

This section provides an overview of the implementation of the Active Global Address
Space (AGAS) in the HPX runtime system as well as a description of key features of the
utility and the HPX tools we used to gather the performance information presented in this
work.
AGAS is a global memory addressing system designed to handle various memory configurations ranging from ones implemented in single small machines to what is typical to
find on a cluster composed of many nodes with heterogeneous computing resources. The
AGAS design enables programmers to control the memory layout of a distributed application. Fig. 2.1 illustrates the AGAS abstraction layer. HPX implements AGAS as a
distributed service where every locality hosts an AGAS instance in charge of global objects
on that node. Typically, a separate node of a cluster hosts each instance of the distributed
AGAS service.
AGAS consists of several subsystems:
1. Primary Namespace: To provide uniform access to objects across the boundaries
of physical partitions in a cluster, AGAS provides applications with 128-bit global
identifiers (GIDs) to use in place of virtual addresses that are local to specific nodes.
Consequently, AGAS maintains mapping tables to be able to map GIDs to local
virtual addresses.
When the code accesses the object referred to by a GID, AGAS looks up the GID in
the primary namespace and returns the local virtual address for the object if it lives on
11
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Figure 2.1. AGAS provides an abstraction layer on top of virtual addresses local to each
locality. Black stars represent global objects, and gray stars indicate references to global
objects. Each reference is connected to global objects by an arrow.
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Figure 2.2. When an HPX thread accesses a global object, AGAS determines if the object
can be accessed locally. If the object is on a different locality, the HPX task is serialized
and given to the parcelport. The parcelport unserializes the task, creates an HPX thread,
and hands it to the thread manager for execution on the destination locality.
the same locality. As for remote objects, AGAS interacts with the parcelport service
to resolve the remote reference access, as shown in Fig. 2.2. This design hides the
communication latencies by resolving the remote reference accesses asynchronously.
2. Locality Namespace: Information about the nodes and computing resources allocated
to each physical partition is in the locality namespace. Each partition is called a
“locality,” and locality 0 is responsible for maintaining current information about
all other localities. This information is replicated across all localities to improve
performance.
3. Component Namespace: Types are registered in the component namespace to facili12

tate resolving resource requirements during bulk memory allocations. The component
namespace’s primary use is for type safety checking and debugging purposes.
4. Symbolic Namespace: The symbolic namespace is a layer on top of the global address
space that allows users to map symbolic names to global addresses to resolve global
addresses at runtime. This feature is useful in cases where data about specific events
need to be collected. For example, the HPX performance counters use the symbolic
namespace for collecting performance counter data.
5. AGAS Cache: The AGAS cache stores mappings between the most recently used
global addresses to localities where they reside and their local virtual addresses. If
a task is to access data stored in an object that does not live on the same locality,
then the task is sent to the locality where the object currently is. However, in order
to do so, AGAS has to determine the queried object’s current location. If the local
AGAS instance does not know the current location, then it forwards the query to the
locality where the object was initially created. The locality where an object is created
is responsible for maintaining the object’s current location during its entire lifetime.
If an object is likely to be accessed again, the requesting locality will also solicit the
object’s current location from the object’s origin’s locality. This information is stored
in the AGAS cache. The AGAS cache is designed for speed and can hold a small
fixed number of mappings.
6. Garbage Collection: A distributed garbage collection system tracks objects during
their lifetime and frees the consumed memory when an object goes out of scope
and can no longer be accessed in the program. Additionally, GIDs in HPX can be
managed or unmanaged, and, in case of the former, AGAS tracks that GID until the
reference is lost so that it can free up the memory space when possible. AGAS uses
reference counting to determine if there are existing references to an object and a
credit-based scheme for remote references. The local counter is updated both when a
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new reference is created and when a reference goes out of scope on the same locality.
Fig. 2.3 demonstrates how the credit scheme works for remote references. 2.3.
Garbage collection at runtime requires the execution of code that is otherwise not
present and consumes computing resources. Performing garbage collection requires
executing code that is not the user’s application. AGAS tries to minimize garbage
collection sweeps by performing it when the volume of garbage reaches a certain
threshold specified by the users. It is also possible to manually initiate it inside
applications by developers.

2.3.1.

AGAS Performance Counters

The HPX runtime system includes novel abstractions on top of ordinary operating
systems and hardware that are more difficult to benchmark using traditional performance
measuring tools such as hardware performance counters included in Intel or NVIDIA processors. HPX introduces a set of performance counters to let developers monitor its subsystems’ performance, including AGAS, during execution. This feature allows users to use
performance counters to debug their code and locate performance bottlenecks. Users can
also develop their performance counters to retrieve arbitrary information during execution.
Performance counters can be queried at runtime. For example, APEX [29] uses runtime
data provided by the performance counter system to make auto-tuning policy decisions. It
is also possible to ask HPX to print the performance counter data to be consumed by the
user or post-processing tools.
Similar to hardware performance counters, HPX performance counters [30] expose performance data on the underlying function calls. HPX has performance counters that measure the performance of AGAS subsystems. Each AGAS performance counter either reports
the number of invocations or the selected operation’s total execution time.
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copies.
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Global Reference

Global Reference

(c) When a remote locality references an object,
the object’s credit is divided in half, and a copy
of the reference is kept at both localities. Additionally, a flag is set on the original reference to
indicate that the object is referenced globally.
When a copy runs out of credit, it will ask the
lender AGAS instance (the locality where the
reference is) for more. If the original reference
itself does not have enough credit, the AGAS instance responsible for that reference (where the
object resides) will grant it more credit.
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returns all borrowed credits to the original reference. If there are no local references and all
credits have been returned, then AGAS can remove the object from memory during garbage
collection.

Figure 2.3. AGAS credit system tracks global references. When a global reference goes
out of scope, all of its credit is returned to the lender. When there are no local or global
references, the garbage collector can free the memory space allocated by the object.
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Figure 2.4. AGAS instances maintain address resolution information in four namespaces
and the AGAS cache. Arrows show mappings. Primary namespace on each AGAS instance contains mappings from global identifiers (GID) to local address mappings. Locality
namespace holds information about all AGAS instances. Component namespace tracks bulk
memory allocations dedicated to types. Symbolic namespace contains mappings between
GIDs and special strings that can be used for various purposes, such as facilitating the
collection of data about application execution. The AGAS cache stores mappings between
most recently used global addresses to their localities and local virtual addresses.
2.3.2.

Migration

Objects registered in AGAS can be physically moved to a different locality while retaining the same (global) address. Moreover, this operation does not need the application
execution to be suspended and is entirely transparent to the application. After a global
object relocates to the new locality, all reference accesses that try to access the object are
forwarded to the new locality, and their localities are notified of the move (AGAS caches
are updated if needed).
Migration is an especially useful feature for applications that suffer from poor data
locality or are balance-impaired and can adaptively improve data locality when scaling is
being hurt.
2.3.3.

Lifetime of AGAS

During the HPX runtime initialization, HPX must initialize all AGAS instances before
the application can start executing. This process is called bootstrapping and includes
registering runtime services, data types, performance counters, and symbols with AGAS.
Similarly, during teardown, after an HPX application ends. HPX instructs AGAS to remove
all objects and free all allocated hardware resources. When applicable, HPX performs
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additional tasks such as collecting performance counter data from AGAS.
2.4.

Quantifying AGAS Performance

The main challenge of any HPC global addressing system, including AGAS, is to efficiently support the massive amounts of data that applications handle during execution.
Our aim in this work, therefore, is to understand the efficiency of AGAS by measuring its
overheads. This section identifies metrics that measure the amount of CPU time an HPX
application spends in AGAS during execution. Subsequently, we introduce a benchmark
application and explain how this application’s performance measurements extend to other
applications. Finally, we describe the machine on which we run our experiments.
2.4.1.

Performance Metrics

Every globally accessible object in HPX has a global ID that AGAS manages and
resolves to local virtual addresses at runtime. However, address resolution at runtime
creates some overhead. To quantify and study the overhead introduced by AGAS, we look
at the following fundamental operations, the number of calls and the amount of CPU time
spent performing these operations.
• Bind, Unbind, Object Lookup: Bind and Unbind operations occur when a global
object is created and deleted, respectively. An object lookup operation takes place
each time AGAS attempts to resolve a global ID.
• Locality Lookup: Each AGAS instance initially only knows about itself and locality
0. When an AGAS instance needs to communicate with another locality and does not
have information about the appropriate communication endpoint to do so, it needs
to query that information from locality 0.
• Parcel Routing: HPX implements active messages in the form of parcels [31]. A
parcel is an active message that triggers an operation upon its receipt by a locality.
For example, when an HPX task needs to operate on information that resides on
another locality, AGAS serializes the task and its arguments and state information,
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and forwards it to the locality on which data resides.
• Cache: Whenever AGAS decides that an address is likely to be queried again, it
stores that information in the local AGAS cache. In order to improve performance,
the AGAS cache holds a limited number of entries. The user can define the exact
number of these entries.
• Garbage Collection: HPX provides managed objects whose lifetime is controlled by
the garbage collection mechanism. HPX uses reference counting to track local references to global objects and a credit scheme to manage global references. Once an
object no longer has any local references or all of its global reference credits are returned, it is regarded as garbage and collected when the garbage collection operation
is triggered. As an optimization, garbage collection may not occur instantly once
an object goes out of scope, but when the HPX runtime decides the time is right to
perform it or when the user explicitly triggers it. Global references are registered and
removed by calling increment credit and decrement credit functions, respectively.
2.4.2.

Benchmark Application

To study AGAS, we use Octo-Tiger [32, 33] as our application and run it on Piz Daint,
a supercomputer at the Swiss National Supercomputing Centre. It is worth noting that
other applications could have been used instead of Octo-Tiger. However, we decided to
use this application as Octo-Tiger is an open source, actively developed HPX application
tuned for scalable performance [34, 35]. The scalability of Octo-Tiger has previously been
demonstrated on Cori and Piz Daint.
AGAS is agnostic of the type of application that is using it. The results from studying
AGAS’s performance in Octo-Tiger can be applied to other applications because all HPX
applications rely on the same functionality, and therefore, we can expect to observe similar
scaling behavior and performance impact.
Octo-Tiger is a state-of-the-art multi-physics, AMR code that simulates the merging
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binaries. It uses the HPX runtime system to implement a three-dimensional finite volume
octree. It uses several solvers to make predictions, including hydrodynamics, Newtonian
gravity, and radiation transportation.
Octo-Tiger relies on the capabilities of AGAS in HPX to dynamically change the computational resolution based on the actual needs of the simulation. It is also a memoryintensive application compared to most exascale challenge problems. For example, Quicksilver and Pennant from CORAL2 benchmarks have a memory high-water mark of 16%
and 8%, respectively, whereas this number is about 60% for Octo-Tiger. In our work,
Octo-Tiger handles 1.5 million HPX objects, which have a memory footprint of 2.305 TB.
We use Octo-Tiger to study the behavior of AGAS when used by applications running
on large machines. We ran our experiments on Piz Daint, a cluster composed of Intel Xeon
and NVIDIA Tesla processors. Due to the complexity of the solvers used by Octo-Tiger,
we cannot demonstrate weak scaling as we cannot adjust the size of the problem with
reasonable accuracy. Therefore, we will present the impacts of strong scaling on AGAS
behavior. It is worth mentioning that while Octo-Tiger uses GPUs, this has no impact on
AGAS as AGAS operations run on the CPUs, and the number of objects AGAS handles
and their access patterns does not change.
2.4.3.

System and Environment Setup

We run our experiments on Piz Daint, an Intel x86/NVIDIA Tesla cluster that comprises 5704 compute nodes. Table 2.1 includes more details about the configuration of
Piz Daint. We run Octo-Tiger on Piz Daint from 2 nodes to 1024 nodes using all processors and HPX commit 45f3d80. Table 2.2 lists the software configuration, as used in our
experimentation.
2.5.

Performance Results

As mentioned before, one objective of this study is to quantify the overheads of AGAS.
In this section, we present the results of this study. We show the effects of strong scaling on
AGAS and consider the overhead AGAS imposes on application execution time. We also
19

Table 2.1. Configuration of Piz Daint.
Model
Nodes available
Architecture
Cores/Node
Processor
Memory
Connection
Operating System

Cray XC50
5704
Intel Haswell,
NVIDIA Pascal
2 × 12 cores
Intel Xeon E5-2960 v3 @ 2.60 GHz,
NVIDIA Tesla P100 for PICe-Based Servers
64 GB; 16 GB CoWoS HBM2
Cray Aries routing and communications ASIC
Cray Linux Environment (UNICOS)

Table 2.2. Software used in the experiment
HPX
45f3d80
CUDA
9.2
Compiler GCC 7.3.0
Vc
1.4.1
MPI
Cray MPICH 7.7.2 tcmalloc 2.7
HDF5
1.10.4
Boost
1.68.0
Silo
4.10.2
hwloc
2.0.3
show the individual AGAS operations that are the primary drivers of AGAS overheads.
Fig 2.5 shows the percentage of the total amount of CPU time spent on AGAS operations application-wide. While we cannot currently explain the rise between 16 and 32
nodes, we observe that the overhead exponentially decreases past 32 nodes and that for
8 nodes and above, it is below 0.2%. These values are small and show that only a small
amount of execution time is spent in AGAS.
Next, we determine which AGAS operations are the most expensive and drive AGAS
operations’ total cost. We measured the CPU time of individual AGAS operations and
discovered four AGAS operations primarily drive AGAS overhead.
Object Lookup is the AGAS function that translates an HPX GID to the local virtual
address on a machine. Its operation is complicated if the object is not currently located
on the locality where address resolution is taking place and in such cases, AGAS tries
to determine which locality the object currently lives on, serialize the task that asked to
access the foreign GID in an HPX parcel, and send it to the locality the object is living
20

All AGAS Services - Portion of CPU Time
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Figure 2.5. AGAS overhead in total as a percentage of overall processor time while running
Octo-Tiger on 2 to 1024 nodes of Piz Daint with a fixed problem size (Strong Scaling). The
values for the 2 and 4 node runs, cut off from the graph, are 1.6% and 0.4%, respectively.
in. If a local AGAS instance does not know the locality that is holding an object, it takes
advantage of the fact that a locality on which an object is created stays responsible for it
during the object’s entire lifetime, uses the metadata in the GID to determine the locality
on which the object was initially created, and sends the query there. Fig. 2.6 shows the
amount of CPU time resolve gid takes while running Octo-Tiger. Note that the amount of
work performed by each locality is relatively similar.
To ensure that its garbage collection system functions correctly, the HPX runtime
system must determine if there are any references currently accessing that object. HPX
uses reference counting for local references and a credit-based system to keep track of global
references. The operation that lends credit is called decrement credit.
Parcels are the basic communication block in HPX. Parcels are active messages that
trigger an operation on the target AGAS instance that opens them and usually contain a
serialized task and its arguments. Parcel routing is the AGAS function that sends a parcel
to a different locality. We expect that localities exchange a similar amount of parcels and
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Resolve GID - Portion of CPU Time
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Figure 2.6. Total CPU time spent in resolve GID calls while running Octo-Tiger on 2 to
1024 nodes of Piz Daint with fixed problem size (Strong Scaling). Each (black) circle refers
to the measured amount of time a locality has spent executing resolve GID calls. Higher
intensities indicate overlapping measurements. The values for the two-node run, cut off
from the graph, are 1.1% and 0.4%, respectively.
spend a similar amount of time. Fig. 2.8 shows this behavior.
Finally, Fig 2.9 depicts the behavior of Bind calls that take place while running OctoTiger with the same number of objects as the number of nodes is increased. This figure
shows similar scaling behavior as Fig 2.6, but about 70 times smaller.
The four mentioned AGAS operations account for between 85% and 99% of the CPU
time spent in AGAS. Therefore, we do not show the overheads of the rest of the AGAS
operations in this work.
2.6.

Conclusions

This chapter introduced AGAS, its subsystems, and a method to study the overheads
introduced by AGAS. These overheads do not exist in PGAS systems that statically resolve
global references during compilation. We observed how AGAS’s most expensive operations
are affected as the number of nodes increase.
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Figure 2.7. Total CPU time spent in decrement credit calls while running Octo-Tiger on
2 to 1024 nodes of Piz Daint with fixed problem size (Strong Scaling). Each (black) circle
refers to the measured amount of time a locality has spent executing resolve GID calls.
Higher intensities indicate overlapping measurements.
To study AGAS’s behavior, we chose a multi-physics, AMR application called OctoTiger that generates and works on 1.5 million HPX objects, with a total memory footprint
of 2.305 TB. We identified the performance metrics that exposed AGAS’s performance
and used the corresponding counters in HPX’s Performance Counter framework to collect
performance data from our strong scaling experiments.
Our observations show that distributed HPX applications running on large machines’
processors spend less than 0.5% of their time performing AGAS operations. They also
show that the four most expensive AGAS operations, listed in order, are resolve_gid,
decrement_credit, route, and bind_gid. Among the four operations, resolve_gid is the
most expensive operation, driving at least 80% of the overhead. These numbers indicate
that AGAS is hardly a performance bottleneck, and AGAS is a relatively inexpensive choice
in return for the amount boost in productivity that it provides.
The most important feature of AGAS is that it allows applications to dynamically per23
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Figure 2.8. Total CPU time spent in route calls while running Octo-Tiger on 2 to 1024
nodes of Piz Daint with fixed problem size (Strong Scaling). Each (black) circle refers
to the measured amount of time a locality has spent executing parcel route calls. Higher
intensities indicate overlapping measurements. Values for locality 0 are excluded from this
figure because of errors in measurement.
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Figure 2.9. Total CPU time spent in bind GID calls while running Octo-Tiger on 2 to
1024 nodes of Piz Daint with fixed problem size (Strong Scaling). Each (black) circle refers
to the measured amount of time a locality has spent executing bind GID calls. Higher
intensities indicate overlapping measurements.
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form data load-balancing at runtime without stopping the execution, and it also works with
other components of HPX to deliver a distributed asynchronous multi-threaded system. In
the next chapter, we study how the migration feature of AGAS impacts HPX applications.
Additionally, future work devising weak scaling experiments will reveal more interesting
information about the overheads of AGAS.
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Chapter 3. Assessing the Performance Impact of Object Migration
in an Active Global Address Space
As modern HPC applications grow in complexity, moving objects between compute
nodes with the purpose of either improving load-balancing or reducing the necessary network traffic is progressively increasing in importance for modern HPC applications as it
helps to improve application scalability and parallel efficiency. In conventional programming models, this is, however, an intricate task that requires significant effort to implement.
In this chapter, we describe the available migration feature in HPX, which simplifies the
task of redistributing data in balance-impaired applications in an asynchronous fashion.
We present a method to assess the costs of using object migration and provide experimental results based on a mini-application, Dazmir, run on our development cluster, Rostam,
on up to 16 nodes. We show that the asynchronous nature of HPX migration dramatically reduces its impact on the overall application performance and scalability. We also
demonstrate that the necessary changes to user code to enable HPX migration is minimal.
HPX migration relies on the HPX global address space and is entirely transparent to the
application and the developer.
3.1.

Introduction

Load-balancing high-performance computing applications is a well-studied topic, and
existing research explores costs that need to be taken into account to make trade-offs
between performance, productivity, and portability of different types of HPC applications.
Specifically, we consider cases where load-balancing requires the redistribution of data
across compute nodes. In such cases, load-balancing is a complex operation that involves
finding an opportune time to move data, waiting for the completion of existing work,
moving the data, and, finally, resuming work on the moved data. This effort becomes
more complicated while attempting to maintain high utilization of computing and network
resources while load-balancing is taking place. This work introduces the migration feature
in the HPX runtime system that enables the transparent movement of objects through the
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Active Global Address Space (AGAS).
In the remainder of this work, we look at previous studies performed on load-balancing
and performance characterization of HPC applications in section 3.2. Section 3.3 discusses
the need for and usage of AGAS migration and how it enhances HPC applications. Section
3.4 provides a method to observe the performance effects of using AGAS migration and
introduces Dazmir, the mini-application we developed and use to run our experiments on
our Rostam development cluster computing resource. Section 3.5 examines the results and
explains the trends visible in them. Lastly, section 3.6 reviews our results and their possible
implications and reasonable directions for future work.
3.2.

Related Work

It is common for HPC applications to perform operations that result in moving significant amounts of data at runtime for reasons such as load-balancing to improve data locality
and to avoid starvation for work or fault tolerance [36, 37]. The first and most obvious approach is to stop computation altogether and reanalyze dependencies between distributed
data, occasionally using graph-partitioning libraries like Zoltan [38] and METIS [39], exchange data across the network and achieve more desirable outcomes. Further analysis
shows that this approach can be further improved by restructuring application code to ensure that while data dependencies are being analyzed and some data is occasionally moved
across the network, the compute nodes are kept busy with work.
Asynchronous many-task runtime systems (AMTs) exist to enhance user productivity
and provide programming models and abstractions that facilitate expressing computation
and communication. In the case of two distributed AMTs, HPX [40] and Charm++ [41],
they attempt to provide transparent data movement mechanisms, which they refer to as
“migration”. Migratable data in both systems need to be encapsulated in objects that adhere to the system requirements. These objects also need to provide serialization functions
to enable the runtime system to move them when needed.
Charm++ is a parallel runtime system that provides migratable global objects that can
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move between processors on a distributed machine. Migration in Charm++ is generally
described without explicitly differentiating moving objects between processes running on
the same node or different nodes, although it is capable of performing both. Migration
in Charm++ can be done transparently [42] and is usually mentioned in the presence of
elaborate load-balancing and fault tolerance solutions [43].
HPX is a C++ standard library for distributed and parallel programming built on
top of an AMT. It has been described in detail in other publications [40, 44, 45, 46, 47,
48, 49]. Such AMT runtimes provide a means for helping programming models exploit
available parallelism on complex emerging HPC architectures. The HPX runtime includes
the following essential components:
• An ISO C++ standard-conforming API that enables wait-free asynchronous parallel
programming, including Futures, Channels, and other primitives for asynchronous
execution. The exposed API ensures syntactic and semantic equivalence of local and
remote operations, which greatly simplifies writing complex applications [50, 51].
• A work-stealing lightweight task scheduler [52] that enables finer-grained parallelization and synchronization, exposes greatly reduced overheads related to threading,
and ensures automatic load-balancing across all local compute resources.
• HPX features an Active Global Address Space (AGAS) [46, 1] that supports loadbalancing via object migration, enables runtime-adaptive data placement, distributed
garbage collection, and an active-message networking layer that enables running functions close to the objects they operate on [52, 53].
• APEX [54], an in-situ profiling and adaptive tuning framework that utilizes HPX’s
sophisticated performance counter framework [55].
In the context of the presented work, we use HPX because of its full conformance to
the recent C++ standards [56, 57], its transparent object migration capabilities based on
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AGAS, and its sophisticated performance measurement and in-situ profiling capabilities
provided by APEX.
3.3.

Object Migration in HPX

Migration in HPX is the process of moving a global object (an object with a global address known to AGAS) from one HPX locality (node) to another locality without changing
its global address. Migration in HPX is an entirely transparent and asynchronous operation from the user’s standpoint in the sense that the application does not have to ‘stop
the world’ for the object to be moved and that the migration itself can overlap with other,
unrelated activities. The implementation of the migration process in HPX is such that it
takes care of properly synchronizing and coordinating all necessary operations and provides
an abstract application programming interface to the user.
Fig. 3.1 illustrates the parts of HPX and their relationships that are utilized in a
migration operation. Each of the involved localities hosts instances of the HPX threadmanager, AGAS, and the parcelport, which work together in tandem:
• The thread-managers are needed to schedule work (tasks) that will access the data
of global objects.
• AGAS coordinates all necessary operations to migrate a global object to a different
locality.
• The parcelports manage the data transfer and eventual delivery of messages for global
objects, even if those have been migrated away.
Like all HPX operations, these services report data on their performance throughout
their execution through the HPX performance counter framework, which can be queried by
the user or used in conjunction with the APEX profiling library to make runtime-adaptive
decisions that identify objects that need to be migrated, the appropriate time to make such
a move, and the target locality for the object to be migrated to. The general interplay of
these components is described in more detail below.
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Three independent entities are directly involved with performing a migration operation:
a) the object that needs to be migrated, b) the AGAS instance that is responsible for
maintaining the mapping of the object’s global address to its current local virtual address
on the node it lives, and c) the parcelport (networking) component in HPX that must be
able to forward incoming messages to the object’s new location, if necessary. The following
sections describe the operations performed by those entities.
Any global object is allowed to be migrated only if no threads are currently being
scheduled or running that would touch on its data. Therefore, HPX “pins” objects (marks
them such that they are not allowed to be migrated) by maintaining an object-specific
pin count. Each thread scheduled on a migratable object automatically increments that
pin-count and decrements it after running to completion. This mechanism ensures that
no object is being migrated as long as there is the potential of its data being accessed.
Therefore, any triggered migration operation will be delayed until the object’s pin-count
to migrate it drops to zero.
AGAS consists of a distributed set of services located on each of the localities the
application runs on [46, 1]. For any particular global object, precisely one of those AGAS
instances is responsible for maintaining its address mapping. This AGAS instance stays
responsible for maintaining an object’s current location even if the object has been migrated
and is on a different locality. In other words, every address resolution request for an object
is always performed by the AGAS instance where the object was initially created. HPX
stores a special flag in AGAS that is set for a particular object if a migration operation
was triggered, and the object no longer lives on that locality. The purpose of this flag,
when set, is to defer address resolution requests to avoid scheduling new threads once a
migration operation has been invoked.
The parcelport service is responsible for ensuring that a message for a migrated object
delivered to its previous location is forwarded to the new locality. For this reason, each
locality maintains a special data structure that stores the global addresses of objects that
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have migrated away. Any incoming message is checked against this data structure to
determine whether it needs to forward the message. When it realizes that it does, the
message is then re-routed through the usual delivery channels.
The migration process itself is illustrated in Fig. 3.2 and involves at least two, but
never more than four, localities, and consists of three steps as described below:
A) The locality on which the migration operation is triggered. This is the locality where
the hpx::migrate() API is invoked.
B) The locality where the object is currently located.
C) The locality where the object should be migrated to.
D) The locality which hosts the AGAS instance responsible for resolving the global address
of the object to be migrated.
While localities B and C are likely different, localities A and D could be the same as either
of the other two. Note that invoking a migration operation where the target locality is the
same as the locality the object currently lives on (i.e., locality B is the same as locality C)
is ignored, as it implies the object is already on the targeted locality.
Step 1: The migration process is triggered on locality A by invoking the hpx::migrate()
API function (see also Listing 3.1 for how this API is used). This function returns almost
immediately to the caller returning a Future object that will eventually become ready when
the overall migration process is finished, ensuring full asynchrony of the migration process.
This API invokes the migration operation on the locality where the object to migrate is
currently located (locality B).
On locality B, HPX will:
1. delay the start of the actual migration operation until no more threads that hold a
reference to the object that is to be migrated are pending or currently running, i.e.,
until the object’s pin-count becomes zero.
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2. the object that is about to be migrated is marked as ‘migrated’ in AGAS. The parcelport uses this information to forward all incoming messages to the object’s new locality.
3. trigger the actual migration operation (see step 2).
In order to keep track of any pending and currently running threads for the object to
migrate, any thread that is being scheduled will pin the object. The object will be unpinned
only once the scheduled thread has been executed to completion. Any last unpinning of
the object will release the pending migration operation (see step 1a).
Step 2: The next step of the migration is triggered on locality D, which hosts the
AGAS instance responsible for managing the address resolution for the object which has
to be migrated. On this locality, HPX performs three steps:
1. Mark the global address of the migrated object in AGAS, which defers all address
resolution requests until the address is unmarked again. This happens only after all
currently pending operations on the object have finished executing.
2. Move the object’s data to the target locality (locality C, see step 3a-c)
3. Un-mark the global address of the migrated object, which releases all pending address
resolution requests. Those requests now return the new object location (on locality
C).
Step 3: The actual data migration is executed on the locality where the object is
currently located (locality B). This involves several steps as well:
1. Retrieve the reference to the object; this pins the object.
2. Invoke the data movement to locality C. This passes along the reference to the object
(effectively serializing the object’s data) and recreates the object on the target locality.
This also updates the mapping of the object’s global address to the new local virtual
address in AGAS.
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3. Mark the old object (through the original reference) as ‘migrated’, which will release
its memory once the reference goes out of scope.
The entry in AGAS on locality B that marks the object as ‘migrated’ will be left untouched. This creates a permanent ’bread-crumb’ and is necessary to allow for all messages
still resolved to the old locality. Those will be properly forwarded to the new location of
the object. Eventually, this entry is cleaned up if the object happens to be migrated back
to the locality, but no later than the object is destroyed.
The sophisticated scheme described below ensures that the data in AGAS is always
consistent. No special application code needs to be written to synchronize the migration
with other, possibly unrelated, operations on a global object. Furthermore, the automatic
distributed garbage collection system implemented by AGAS makes sure that the migrated
object is properly released once the last reference to it has gone out of scope.
Listing 3.1 depicts the code a user needs to add to the application to support migrating
objects. First, the C++ type of the objects that are to be migrated has to be derived from
the base class hpx::migratable_component (see Listing 3.1, line 3). Second, any migratable
type in HPX must be serializable. Without serialization support, HPX will not be able to
transfer the object’s state over the network to the target locality (see Listing 3.1, lines 1521). Serialization support is trivial to add as it can rely on HPX’s sophisticated serialization
module that has predefined support for many commonly used data types (see [53] for
more information). Third, the object’s type should expose a special constructor enabling
efficient reconstruction of an object on the target locality without causing non-necessary
data copy operations to be performed (see Listing 3.1, lines 9-12). Finally, the actual
migration operation can be triggered at any point by invoking the HPX API function
hpx::migrate(), that requires to pass the object’s global id (the corresponding HPX type

is called hpx::id_type) and the target locality (see Listing 3.1, line 36). The API starts the
migration operation and returns a Future object that will become ready once the operation
is finished executing. The migration itself is entirely asynchronous and transparent for the
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Figure 3.1. HPX components involved in AGAS migration. AGAS service instances are in
charge of handling globally addressed objects. The parcelport ensures delivery of messages,
even if the target object has been migrated away, and the thread-managers make sure that
tasks are always scheduled on the locality where an global object is placed.
application.
Fig. 3.3 illustrates the process of migrating one global object representing one partition
of the 1D stencil application we used for our experiments (see Section 3.4.1). It depicts the
data distribution and communication operations performed by this application for each
of the time steps evaluated. The partitions 0 to j − 1 are located on locality 1, while
the partitions j to N are located on locality 2. Fig. 3.3a shows the application’s state
before the migration of the partition j is triggered (after time step ti+j ). Fig. 3.3b shows
the data distribution and corresponding communication operations after the migration has
been finished. Here, partition j has been migrated to locality 1. All global addresses of
all partitions have stayed unchanged, allowing all communication operations to continue
without change.
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1
2
3
4
5

// Excerpt of the object to migrate
struct heat_partition
: hpx :: migratable_component < head_partition >
{
// ... other application specific code

6

// special constructor , this is needed to create
// the migrated object instance efficiently
heat_partition (
std :: shared_ptr < heat_partition >&& rhs )
: data ( std :: move ((* rhs ). data ))
{}

7
8
9
10
11
12
13

// serialization support
template < typename Archive >
void serialize ( Archive & ar , unsigned )
{
// handles both , serialization and
// de - serialization
ar & data ;
}

14
15
16
17
18
19
20
21
22

// temperature for every grid point of this
// partition
std :: vector < double > data ;

23
24
25
26

};

27
28
29
30
31
32
33

// The code that migrates the object
hpx :: future < void > migrate_object ( hpx :: id_type obj )
{
// find locality where the object should be
// migrated to ( application specific code )
auto target = f i n d _ t a r g e t _ l o c a l i t y ( obj );

34

// trigger migration of the object
return hpx :: migrate ( obj , target );

35
36
37

}

Listing 3.1: Example demonstrating the necessary additional user code enabling the migration of an object in the context of a stencil application solving the heat distribution over
time across a 1D computational space.
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(a) An object with the global address f1cb
is set to migrate from locality 1 to locality
2. However, two scheduled tasks on locality
1 have pinned the object and prevent its migration for the time being.

(b) AGAS holds back new attempts to access
the object being migrated and waits for the
pins on the object to be released. The two
tasks finish executing and their references to
the global object go out of scope. AGAS notices that the object is no longer pinned and
migrates the object to locality 2.
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(c) Migration finishes and the object now lives
on locality 2. The old object instance on locality 1 is deleted. Note that the object’s global
address does not change.
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(d) The AGAS instance on locality 1 is now
able to proceed by referring to the object’s
new location. It forwards the pending access
to locality 2 where the AGAS instance creates and schedules a task that executes the
forwarded deferred operation.

Figure 3.2. Schematic illustration of the migration process of a single global object in HPX,
considering several outstanding references from different places in the application.
3.4.

Quantifying Migration Effects on Performance

Given that any kind of communication that requires using network resources is significantly slower than local shared-memory operations, HPC applications try to keep inter-node
communication minimal. The same concept holds for HPX migration because it needs to
transfer data over the network and is an expensive operation. Additionally, migrating objects in HPX applications involves serializing objects, handing them to HPX’s parcelport
back-end, which moves them across the network to a different compute node, receives the
object, and de-serializes them at the destination to reconstruct the original object state on
the new locality. All of these operations impose additional overheads in terms of resources
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(a) The 1D stencil application relies on partitions of the computational space to perform
the time-stepping to iteratively solve the heat equation. The partitions are represented
as global HPX objects that are distributed over two localities. The necessary boundary
exchanges rely on the partition’s global addresses.
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(b) After the migration of the partition j from locality 2 to locality 1, all global addresses
have stayed unchanged, thus from the standpoint of the application the migration has
happened completely transparently.

Figure 3.3. Schematic illustration of the data placement of the global objects representing
the partitions of the 1D computational space across two localities before (a) and after (b)
the migration of one of the objects after time step ti+1 .
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and execution time, which may impact the application’s overall execution time. However,
it is worth mentioning that due to the asynchronous nature of AGAS migration, in cases
that the amount of time it takes to move the data is not larger than the amount of overlap
between communication and computation that is taken advantage of, it is possible to hide
the overheads caused by migration entirely.
When an HPX application instructs AGAS to migrate an object, the migration process,
while it provides a transparent interface to the user and the application, has to wait for
existing local tasks that refer to that object to finish. It also has to keep track of incoming
work that attempts to access the object that is being migrated and serialize it. Therefore, it
is of interest to quantify the performance impact of AGAS migration on HPC applications.
HPX does have a sophisticated performance counter system that can help quantify
the costs of operations that migrating objects include (i.e., serialization, networking, and
scheduling). However, like all operations in the HPX runtime system, migrating objects
is done asynchronously and overlaps with computation [54]. Therefore, we decided that
performance is better indicated by comparing the execution times of an application that
performs a noticeable, but constant, computation with different data distributions for this
study.
3.4.1.

Experiments

We use a mini-application called Dazmir [58], which simulates the change of the heat
distribution over time on a one-dimensional stencil but is designed to compare the scaling behavior of AGAS migration under different conditions. We run Dazmir in several
configurations:
1. Baseline: Data is partitioned normally and optimally. No data is migrated, and
the program runs until it finishes. This case is intended to provide a baseline for
comparison with cases where migration does take place.
2. Impaired and overlapped: At startup, all partitions are created on locality 0.
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Consequently, all work is done on that locality as well. Data partitions are then
migrated so that the data layout will be similar to the baseline case. Simultaneously
to the migration operation, computation takes place until the program finishes. This
case is intended to show the effects of migration in scenarios where most computing
resources do not have enough work to perform.
3. Impaired and blocked: At startup, all partitions are created on locality 0. Data
partitions are then immediately migrated so that the data layout will be similar to
the baseline case. Only after the migration has finished, computation takes place.
This case is intended to help measure the amount of latency that was being hidden
behind computation in the impaired and overlapped case (2).
4. Shifted and overlapped: Data is partitioned like the baseline case, just shifted by
one locality. At startup, all partitions are migrated to the ’correct’ locality. Like the
impaired and overlapped case (2), computation is taking place simultaneously with
the migration operation. This case is intended to show the effects of migration in
scenarios where computer resources do have work to perform, but all data is migrated
at some point.
5. Shifted and blocked: Data is partitioned like the shifted and overlapped case (4),
but all partitions are migrated to the ’correct’ locality. Like the impaired and blocked
case (3), all actual computations start only after the migration finishes. This case is
intended to show the effects latency hiding has on the shifted case.
These experiments target the two prominent use cases of object migration: a) compensating for load-imbalances caused by uneven data distributions across the nodes used, and
b) compensating for non-optimal data placement in the sense that data that is preferably
referenced by code running on one locality is placed on another locality. In the first case,
migration helps redistribute the data across nodes to achieve more even workloads. The
second case reduces network communication by moving global objects closer to the locality
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Table 3.1. Configuration of the Medusa partition on Rostam
Nodes available
16
Architecture
Intel Skylake
Cores/Node
2 × 20 cores
Processor
Intel Xeon Gold 6148 @ 2.40 GHz
Memory
96 GB
Connection
Infiniband
Operating System Red Hat Enterprise Linux (RHEL ) 7
Table 3.2. Software used in the experiment
HPX
1.5.0
Compiler GCC 10.2.0
MPI
OpenMPI 4.0.5
Boost
1.68.0
hwloc
2.2.0
tcmalloc 2.7
on which they are presently referenced.
We expect the scaling degradation caused by using AGAS migration compared to the
optimal baseline to be smaller for the overlapped cases than the blocked cases. Additionally,
we expect that AGAS migration of load-imbalanced or otherwise non-optimally placed data
improves our application’s overall performance and scalability compared when no migration
occurs.
3.4.2.

System and Software Configuration

We run our experiments on Rostam [59], our heterogeneous development cluster at
the Center for Computation and Technology at LSU. We use the Medusa partition that
consists of 16 nodes, each with two 20 core Intel Skylake processors and 96 GB of memory.
Table 3.1 lists the hardware specification for Rostam’s Medusa partition. We run Dazmir
on Rostam from 1 node to 16 nodes using all processors and HPX 1.5 [48]. Table 3.2 lists
the software configuration, as used in our experimentation.
3.5.

Performance Results

As mentioned in section 3.4.1, we run Dazmir in 5 different configurations to demonstrate AGAS’s migration behavior. As the baseline for comparison, we measure the ap41
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Figure 3.4. Comparing the scaling behavior of the experiments using non-overlapped
(blocking) migration. All scaling values are relative to the one node baseline execution
time. The blocking migration, while still better than the runs that do not perform migration at all, significantly impede the scalability of the Dazmir mini-application. The
impact of the impaired configuration is much higher than the impact seen from the shifted
experiment.
plication’s execution time with regular data partitioning and run it to finish without any
migration on 1, 2, 4, 8, 12, and 16 nodes. Dazmir simulates the rate of heat on a onedimensional stencil. We run Dazmir with 1000 partitions and 1000 points on each partition
for 5000 timesteps. We then run Dazmir in the following configurations but under the same
conditions to provide data for a strong scaling comparison. a) Impaired and overlapped b)
Shifted and overlapped (see Fig. 3.5) c) Impaired and blocked d) Shifted and blocked (see
Fig. 3.4)
Fig. 3.4 shows strong scaling results from the non-overlapping (blocked) experiments
(see Section 3.4.1). In the impaired case, the scaling suffers from complete load-imbalance
at startup, whereas the data is, to some extent, load-balanced in the shifted case. However,
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Figure 3.5. Comparing the scaling behavior of the experiments using overlapped (fully
asynchronous) migration. All scaling values are relative to the one node baseline execution
time. The overlapped migration is executed ‘behind the scenes’ concurrently with the
ongoing computation and does not significantly impact the scalability of the Dazmir miniapplication. The impact of migration on the impaired configuration is slightly larger than
the impact seen on the shifted experiment.
all references to the global objects reach across the network. In the end, while the impaired
case reaches a load-balanced state, all objects stay referenced from a single locality (where
they were originally created), which imposes significant overheads in terms of scheduling
and necessary networking on the migrated objects. The shifted experiment fares better but
cannot achieve the baseline’s scaling behavior (optimally load-balanced) experiment.
Fig. 3.5 shows strong scaling results from the experiments using migration in overlapping mode. All migration operations happen in the background and concurrently to the
ongoing computation. While this disrupts the computation for the currently migrated objects, it does not prevent the application from making progress. The overall impact of the
migration is small (less than 10% of the execution time). Compared to the non-overlapped
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(blocking) case, the results demonstrate the benefits of performing asynchronous, overlapping migration. In the end, both the impaired and shifted cases reach a load-balanced
state, allowing for the application to scale reasonably well.
Please note that the super-linear scaling behavior seen in the scaling results are caused
by caching effects. The problem size run allows us to fit most of the data in the L1 cache of
our cores once the application runs on four or more nodes. All of the experiments expose
the same behavior in this regard.
3.6.

Conclusions

This chapter discussed the transparent migration feature that the HPX runtime system
provides. It explained that migration improves productivity by enabling the use of semantic
C++ that closely follows the most recent ISO C++ standard and HPX’s futurization
strategy to express asynchronous execution. It then explained how migration could be
expected to affect HPC applications’ performance and introduced a method to passively
measure the costs of using AGAS migration, taking cases when computation cannot overlap
with communication into account. Finally, we showed our analysis results for a miniapplication, Dazmir, run on our Rostam development cluster on up to 16 nodes.
Our analysis shows that the ability to utilize transparent migration that performs
the data movement concurrently to ongoing computations is greatly beneficial in terms
of performance and scalability compared to performing a ‘stop the world’ (i.e., blocking
approach) data redistribution operation. The impact of transparent migration is small,
even for initially severely load-imbalanced problems.
We have also demonstrated that the migration API exposed by HPX is minimally
intrusive and does not require significant changes to the user code.
In modern complex applications, such as those relying on Adaptive Mesh Refinement,
due to reasons such as gradually becoming balance-impaired, finding a suitable data distribution before running is not practical. Thus, it is a reasonable objective to use the facilities
provided by HPX, such as transparent AGAS migration, performance counters, integration
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with APEX, to create an adaptive load-balancer that actively monitors choice performance
metrics of a balance-impaired application, determines possible performance degradation,
and redistributes data to improve data locality and improve scaling performance. For this
reason, chapter 6 covers creating a generic, runtime-adaptive load-balancing solution for
HPX applications.
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Chapter 4. Assessing the Performance Impact of APEX
Profilers are fundamental tools that are used by developers to study the behavior of
their programs. Profilers allow measurement of specific metrics of different parts of our
code or operations performed during execution. They provide users with valuable insight
into what happens at runtime and allow them to adjust their programs and achieve more
desirable outcomes. This chapter introduces the Autonomic Performance Environment for
the eXascale (APEX) library, commonly used by HPX users to profile their applications.
4.1.

Introduction

In an ideal world, users can use the profiling tools they like and are familiar with to
monitor their applications. They can do so for the more common case of synchronous
programs, but unfortunately, it is impossible for users of task-based runtime systems, as
each system (e.g., Charm++, OpenMP tasks, HPX threads) provides its own semantics,
implementation of tasks, and synchronization primitives. In other words, popular profilers
cannot provide any data that requires insight into the program flow, and each task-based
runtime system has profiling tools tailored specifically to that system. The APEX performance monitoring library is by design able to integrate with the HPX threading system
and enable users to query the HPX runtime for HPX thread performance data and, more
broadly, all data that HPX exposes through its performance counter framework. Additionally, APEX can query hardware performance counters, which users can use in addition to
HPX performance counter values to study their applications. The HPX user community
widely uses APEX to profile their applications and build adaptive mechanisms to improve
their performance. This chapter is to answer the question of how much performance overhead can APEX impose on its users. We examine one case where Octo-Tiger is run on
Cori [60] between 2 up to 64 nodes and uses APEX to collect performance measurements
for that experiment.
The rest of this chapter goes through popular profiler choices in HPC applications
and other related work about APEX in section 4.2, discusses what APEX is capable of in
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Tool

Table 4.1. Popular profiling tools and libraries
Basic description

GNU Gprof [61]
gperftools [62]
Intel VTune [63]
Valgrind [64]
Vampir [65]
nvprof [66]
HPCToolkit[67]
TAU [68]
ARM MAP [69]
Intel Trace analyzer[70]
Ravel [71]

Basic code instrumentation and sampling.
CPU and memory profiler.
Sampling, call graph, memory, threading analysis.
Call graph, memory and threading analysis.
Profiles and traces distributed parallel programs.
Designed for CUDA, OpenCL, and OpenACC programs
Profiles distributed parallel programs.
Profiles and traces distributed parallel programs.
Profiles and traces distributed parallel programs.
Profiles MPI programs.
Visualizes MPI program traces.

section 4.3, describes our experiment setup in section 4.4, and finally, discusses our results
in section 4.5.
4.2.

Related Work

Popular profilers allow users to analyze most applications’ behavior and help them
determine parts of their code that require the most attention and improvement. They are
used to measure performance metrics related to measuring CPU usage, memory operations,
cache behavior, power consumption, I/O activities, and many other metrics. Table 4.1 lists
some of the notable profilers.
Earlier works [72, 29] discuss the problems that require the existence of software like
APEX for resolution, how it must introspect runtime and application performance, and
how APEX implements these features. They explain the kind of data APEX can collect in
distributed parallel applications, what APEX policies are, and can do, how APEX enforces
them with its Policy Engine, and they mention the libraries APEX can integrate with, such
as TAU, RCR, and PAPI. They provide experimentation results for HPX for on up to 10
nodes to show the performance metrics APEX can collect.
APEX has been extensively used to profile the HPX runtime system and HPX applications. Several studies have used to study HPX capabilities like the HPX task scheduling
system [30] and parcel coalescing [73]. It also has been used to drive the development of
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state-of-the-art the astrophysics code Octo-Tiger [50, 51]. Another use case of APEX is the
case of the Phylanx [74], a distributed array library, and toolkit. APEX has obtained new
features that allow it to provide instrumentation capabilities to Phylanx applications [75].
The new integrated features in APEX has made it possible to introduce new tools such as
Traveler [76] and JetLag [77].
APEX research asserts that APEX can collect performance data, and it is possible
to implement APEX policies to alter application execution adaptively. We also want to
know how using APEX affects an application’s performance, which is the current chapter’s
objective.
4.3.

APEX

The primary objectives of the Autonomic Performance Environment for eXascale (APEX)
library are first, to collect instrumentation data from running an HPX application and second, to optionally make use of the collected data to make changes to the code execution
and environment at runtime. This section focuses on the first functionality and how using
APEX can affect application performance.
The HPX runtime system allows monitoring and introspection of all of its different operations’ performance by providing the HPX performance counter framework. The values
provided by HPX performance counters are useful because they can be studied to evaluate
application efficiency from different perspectives and their resource usage. Additionally,
HPX can be integrated with APEX to use the mentioned performance counters for instrumentation. Fig. 4.1 depicts a general overview of interactions between APEX and its
data source. In addition to HPX performance counters, APEX is integrated with the HPX
threading system and can capture HPX threads, interact with them, and observe their
state.
The Tuning and Analysis Utilities (TAU) performance system is a framework that
provides instrumentation capabilities for parallel programs. APEX can be integrated with
TAU and collect data from it, enabling users to observe the call graphs, the interaction
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HPX Runtime
Threading
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Other Instrumentation Libraries
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APEX

TAU

Application

Figure 4.1. APEX interacts with the HPX Performance Counter Framework, PAPI, TAU,
and the application. APEX can collect performance data from HPX performance counters,
HPX threading system, and optionally TAU. This data’s origin may be from HPX, the
application itself, or external libraries such as PAPI.
between functions and their duration, and inject probes in their code to study specific
portions of their applications.
Besides integration with TAU, APEX can extract information from several other libraries. For example, it can extract hardware performance counters by extracting that
information from the Performance Application Programming Interface (PAPI) [78, 79] library or energy usage and power consumption from the Resource Centric Reflection (RCR)
Toolkit [80, 81].
Another feature provided by APEX is that the information it collects can execute a
customizable set of actions upon meeting a set of provided criteria with APEX policy engines. APEX then evaluates the provided criteria periodically or when explicitly triggered
by the executing application itself. When a policy’s criteria hold, the APEX policy engine
takes action and can alter the application’s execution according to the requested parameters. Additionally, APEX can enforce policies through the use of the Active Harmony
online tuning library.
4.4.

Quantifying Effects of Using APEX on Application Performance

Introspection and collecting performance data at runtime require extra effort because
doing so requires executing additional and otherwise absent code, instead of running the
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Table 4.2. Software versions of Octo-Tiger and its dependencies
HPX
1.4.0
APEX
8ba5090
hwloc
1.11.1
Octo-Tiger b4c51431
jemalloc 5.1.0
Silo
4.10.2
MPI
Cray Mpich 7.7.10 HDF5
1.8.12
Compiler GCC 8.3.0
PAPI
5.7.0
program’s existing code. Runtime systems consider these possible overheads and try to
avoid them when they can. For example, the HPX performance counter framework, despite
its low-overhead, out-of-band asynchronous design, still disables the collection of performance data that is not requested. In APEX, examples for possible overhead sources are the
data collection and the integration between APEX and the HPX threading system. This
section explains how APEX impacts application execution performance by experimenting
on Octo-Tiger, a memory-intensive HPX application.
4.4.1.

Experiment

We can determine how much overhead APEX causes by running the same HPX application once with APEX integration enabled and once without it, and then comparing
the execution times. Although such an experiment would answer our question for one
specific configuration, we also want to know how APEX impacts applications’ scaling characteristics. We use Octo-Tiger as our application because we already know that it is a
computation, memory, and communication-intensive application, making it a suitable representative for HPC applications that would benefit from the data load-balancing scheme
that this dissertation aims to study.
Octo-Tiger is a scalable astrophysics framework that is implemented with HPX and
simulates time-evolving stellar binary mergers. We run Octo-Tiger on NERSC’s Cori from
2 to 64 nodes, and for our workload, we use the R Coronae Borealis (RCB) merger test
problem, running at level 10 for 20 timesteps. The problem size is identical across different
configurations, making this a strong scaling study. Table 4.3 describes the configuration of
Cori. Table 4.2 lists the software versions as we used in our experimentation.
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Table 4.3. Configuration of Cori system at NERSC
Model
Cray XC 40
Processor
2 × Intel Xeon Processor E5-2698 v3 (16 cores)
Architecture
Haswell
Memory
128 GB DDR 4 @ 2133 MHz
Connection
Cray Aries with Dragonfly topology
Operating System Cray Linux Environment (UNICOS)
4.5.

Performance Results

This section presents our experimentation results for running Octo-Tiger as described
in section 4.4 and analyzes the trends. We then explain their performance and scaling
implications for other applications and how it can affect a load-balancing scheme using
HPX migration.
Fig. 4.2 visualizes the execution times of Octo-Tiger running on 2 to 64 nodes of Cori
with the same amount of computation and with and without using APEX and enables
comparison of the performance and scaling impact APEX has on Octo-Tiger in a strong
scaling test. We observe that APEX does not have a meaningful impact on overall application execution in smaller node configurations, but its overhead becomes noticeable
and grows when the number of computing nodes increases. We can also see that while
using APEX increases the overall execution time of Octo-Tiger, it does not entirely change
its overall strong scaling characteristics, and the amount of increase closely follows OctoTiger’s own execution time. We can explain this behavior by considering the cost of extra
work that integrating APEX into an application adds to track HPX threads to inspect and
track their states.
Considering that Octo-Tiger is a scalable HPX application and performs a significant
amount of computation and communication, we can expect APEX to impact other HPX
applications similarly. Implementing adaptive load-balancing for HPX applications needs
the APEX instrumentation and policy enforcement capabilities, and if using APEX further
deteriorates an application’s already impaired performance, it would threaten the viability
of such a load-balancer. However, this is not the case since the impaired applications’
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Execution Time of Octo-Tiger at Level 10 on Cori
- Strong Scaling

Execution time (seconds)

140
120
100
80
60
40
20
0
0

8

16

24

32

40

48

56

64

Number of nodes
No APEX

APEX

Figure 4.2. Octo-Tiger is run on Cori with and without APEX.
performance degradation is continuous, and the costs of using APEX does not override its
usefulness for instrumentation.
4.6.

Conclusions

This chapter introduced APEX, its use for instrumenting HPX applications, and the
concerns about the implications of using it to implement adaptive load-balancing. It explained why using APEX can affect application execution times and what the source for
overheads are.
To study APEX’s impact, we run an established, real-world HPX application on Cori
on up to 64 nodes with a 1.38 TB memory footprint. We explained that a test that demonstrates using APEX is a reasonable choice for load-balancing balance-impaired applications
must also show that it does not entirely change its overall performance and scaling characteristics.
It will be ideal if APEX does not add any overhead to the application that it is in52

strumenting. However, as our results show, the overhead amount, while not insignificant,
correlates with the application’s execution time and does not radically alter the application’s scaling behavior. This result’s implication on our dissertation’s main objective
is that the amount of load-imbalance in a targeted application must be large enough to
justify APEX’s instrumentation costs. Since we already know that in a balance-impaired
application, the performance degrades over time, we can conclude that the cost of using
APEX is reasonable and does not require special attention in the load-balancer’s design.
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Chapter 5. Using HPX Migration in CUDA-Enabled Applications
Chapter 2 introduced AGAS and stated that its distinguishing feature from other global
address space systems is its migration feature, which we explored in more depth in chapter
3. This chapter extends the use of migration to GPU codes and shows what a GPU-enabled
HPX application with migration can look like. We made a GPU version of Dazmir that
can directly move objects between GPUs belonging to localities on the same compute node
when migration is triggered. We run our program on two HPX localities hosted on a single
Rostam node equipped with two NVIDIA V100 GPUs and show how the performance
compares against a baseline instance of Dazmir.
5.1.

Introduction

At the moment of writing this dissertation, 7 of the top 10 machines featured in the
Top500 project list equip GPUs. GPUs provide a significant computation capacity for
their price and amount of power consumption, but they are, by design, optimized for
throughput. However, the primary driver of most applications’ development process has
been many iterations of testing and accumulation of experience on CPUs, which, unlike
GPUs, are optimized for latency. To address this experience gap, HPC researchers have
been attempting to develop new designs and abstractions, and it is typical to see that
an HPC application provides GPU-enabled implementations of their code, including some
HPX applications like Octo-Tiger.
In 2018 alone, about 60% of the added flops to the Top500 project list were specifically
from NVIDIA Tesla GPUs, and NVIDIA controls a large portion of the HPC market. This
trend signals that many future HPC applications will likely run on machines equipped with
NVIDIA GPU devices and makes CUDA, the primary computing platform for NVIDIA
devices, an attractive platform for HPX to support.
The increase in popularity of NVIDIA GPUs in HPC environments has resulted in the
development of NVIDIA’s Unified Memory system that allows direct access or transfer of
data between the GPU devices (device) memories, and in some cases, directly between
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GPU memories and the machine’s (host) main memory unit. The benefit of using Unified
Memory is that it allows high-bandwidth, low-latency peer-to-peer communication between
GPUs.
As previously explained in chapter 3, AGAS migration allows users to asynchronously
and transparently move objects between HPX localities, make it more likely that computing
resources have enough work to do, and hide the delays and overheads of communication.
The primary object of migration is to transparently move objects that live on compute
nodes’ main memory units. However, in a GPU-enabled HPX application, migrating an
object primarily used by GPUs would require copying the object to the host before HPX
can migrate the object to a different locality.
One of this chapter’s objectives is to present a means of extending the HPX migration
capability to CUDA-enabled HPX applications, which we do in section 5.3. Additionally, in
section 5.4, we provide results from our experimentation in which a CUDA-enabled version
of our mini-application, Dazmir, is run with different implementations of migration on a
machine equipped with NVIDIA GPUs.
5.2.

Related Work

HPX has built-in support for running CUDA kernels with the HPX.Compute API.
HPX.Compute is C++17-compatible and supports executor style programming, which
takes CUDA kernels and integrates them into HPX’s futurization scheme and asynchronous
execution. HPX.Compute SYCL [82] implements a SYCL backend that enables the use of
OpenCL devices. Some HPX applications like Octo-Tiger directly use and handle CUDA
to run some of their compute-intensive parts [50].
The Chapel distributed parallel programming model and language is based on the
PGAS memory model. It allows users to reason statically about the location a variable
refers to statically and has built-in support for the expression of code that targets GPU
devices. When the interaction between different parts of a Chapel program requires communication, the Chapel compiler and runtime can implicitly implement it, whether between
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different compute nodes, hosts and GPU devices, or any other communication between
remote entities.
Kokkos [83, 84] is a C++ library and programming model for performance portability that enables expressing computation in semantic C++. Kokkos has elaborate support
for developing C++ code that can run on GPUs and, due to its popularity, has led several distributed task-based runtimes systems to implement features to let users work with
Kokkos-based codes on top of their distributed runtime systems. Kokkos also has an HPX
backend that uses the HPX runtime system to utilize the HPX threads.
Charm++ applications either contain raw CUDA code, use Kokkos to run code on
GPUs, or use the Charm++ GPU Manager [85, 86] to manage their execution of CUDA
kernels. The GPU Manager in Charm++ can control the granularity of work and handle
asynchronous execution of kernels. Additionally, object migration has been demonstrated
on CUDA-enabled Charm++ applications on IBM POWER8 machines [87], in which,
through the use of the Charm++ PUP framework functions, objects are transferred to the
hosts and moved between compute nodes.
5.3.

Implementation

In the HPX programming model, each HPX locality is responsible for either a compute
node or a partitioned set of a compute node’s resources. When an HPX thread attempts
to access an object hosted on a different locality, HPX transports the task to the object’s
locality to access the object locally and within the partitioned set of resources dedicated to
that locality. When HPX migrates an object between localities, the destination locality is
the sole entity allowed to access and responsible for that object. In other words, in the HPX
programming model, a migrated object is no longer supposed to be accessed by resources
living on a different locality.
When direct memory access is possible between devices, it is relatively easy to write the
code to copy the desired object from a GPU to another GPU on the same node. Listing 5.1
shows an example code that shows how memory transfer works in CUDA. However, if
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an HPX application runs such code, the responsibility of ensuring the code’s semantic
correctness and inter-operation with HPX becomes the users’ responsibility. This objective
becomes further complicated when the CUDA code holds memory locations referenced by
an HPX object that is migrated to another locality because, in the HPX programming
model, the data should be hosted on resources dedicated to that locality.

1
2
3

// Check if the GPU devices have direct access to each other
c ud a De vi c e C a n A c c e s s P e e r (& can_access_peer_0_1 , gpu0 , gpu1 );
c ud a De vi c e C a n A c c e s s P e e r (& can_access_peer_1_0 , gpu1 , gpu0 );

4
5
6
7
8
9

// Enable peer access between the two GPUs
cudaSetDevice ( gpu0 );
c u d a D e v i c e E n a b l e P e e r A c c e s s ( gpu1 , 0);
cudaSetDevice ( gpu1 );
c u d a D e v i c e E n a b l e P e e r A c c e s s ( gpu0 , 0);

10
11
12

// Actual memory copy
cudaMemcpyAsync ( gpu0_buf , gpu1_buf , buf_size , cud aMemcp yDefa ult );

Listing 5.1: Example CUDA code to check for and perform peer-to-peer memory copying
If a CUDA-enabled HPX migration wants to use AGAS migration as-is, it must have
mechanisms to ensure the GPU processes start and stop the execution, in addition to
handling copying the data back to the host and sending it to the other device. This
operation may be improved if the destination GPU device can directly copy data from
the source GPU device to remove the extra work. However, the migration operation must
function correctly, even when it does not directly handle the data movement itself. It still
needs to know when the data finishes copying and to allow resuming access to the object. To
implement this, we chose to modify the AGAS migration implementation in HPX to handle
stopping and resuming the computation and copying the data. Fig. 5.1 illustrates how the
migration process would work for CUDA-enabled HPX applications with our changes.
The HPX programming model requires migratable objects to be serializable to reconstruct the transferred object at the destination locality. Serialization enables HPX to create
a binary representation of the object that makes it possible to reconstruct at some desti57
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(a) Migration operation in HPX is extended
to move objects between localities in GPUenabled applications. If a migrated object has
a reference to objects in a GPU device, then
the data is first copied to the host, before being
sent to the target locality. The target locality
needs to copy the data to the destination GPU
device as well.

(b) When the GPU devices are able to directly communicate, the migration operation
can have the destination GPU device directly
copy the data from the source GPU device.

Figure 5.1. Proposed Migration operation in CUDA-enabled HPX application implementations. Peer-to-peer copy capability can be used when the GPU devices can communicate
directly.
nation. Generally, this requires serialization of the entire object. However, in cases where
direct communication between GPUs is possible, we can only include the device pointer
and data size for transfer and then perform the actual copying of data (cudaMemcpy),
asynchronously, on the target device itself.
5.4.

Experiment Setup

We pursue implementing AGAS migration with the GPUs direct involvement because
we expect to see a performance boost from direct peer-to-peer communication between the
GPU devices compared to the common approach of transferring data through the hosts.
In this section, we present an experiment that shows how this idea can play out in action.
We made a modified version of Dazmir that runs the computation part of the simulation
on GPUs and initially puts all data partitions on one locality. Upon running, it starts the
simulation and also asynchronously migrates half of the data partitions to the second
locality as they would be in an optimal distribution. We then made three variations of
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Dazmir that implement the migration process differently, described as follows:
1. Indirect Migration: Allocate memory for the object using regular memory allocation.
We modified the HPX migration implementation to stop the computation and copy
object data from the GPU device to the main memory. The migration operation
proceeds to get the object to the other locality. The object is copied to the target
GPU device on the destination locality, and computation related to the object is
triggered.
2. Page-Locked Indirect Migration: Allocate page-locked memory for the object, which
is guaranteed to be in the main memory and not cause page faults, to allow direct
access to the GPU device memories. We modified the HPX migration implementation
to stop the computation and to resume it at the destination.
3. Peer to peer Migration: The object only includes a pointer to the GPU device memory
location containing the data partition object and the data’s size. We modified the
HPX migration implementation to stop the computation. The migration operation
proceeds to get the object to the other locality. On the destination locality, the target
GPU device directly copies the data partition object from the source GPU device,
and computation related to the object is triggered.
We ran our experiment on the Diablo node on Rostam. Table 5.1 lists the configuration
of Rostam’s Diablo node. We run Dazmir with the number of partitions set to 10000 points
and for 5000 timesteps. The number of partitions in the simulation increase from 1000 to
100000 partitions.
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Table 5.1. Configuration of Diablo node of Rostam at LSU CCT
Processor
Cores/Node
CPU Architecture
Accelerator
GPU Architecture
CUDA Version
Memory
Connection
Operating System

Intel Xeon Gold 6148 CPU @ 2.40GHz
2 × 20 cores
Intel Skylake
4× Tesla V100-SXM2-32GB
NVIDIA Volta
11.0
386 GB
Infiniband
Red Hat Enterprise Linux (RHEL ) 7
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5.5.

Performance Results

This section presents the results of running our implementation of AGAS migration
in CUDA versions of Dazmir and considers the implications of the results on future HPX
applications. We show that using peer-to-peer for migrating HPX components improves
migration performance.
Fig. 5.2 depicts the execution time of the GPU versions of Dazmir running under
different migration strategies. Indirect Migration shows the execution times of Dazmir with
different numbers of data partitions when data partitions are migrated by copying their
data to the main memory before migrating and copying back to the target GPU device
after migration. Page-Locked Indirect Migration shows the execution times of Dazmir with
different numbers of data partitions when data partitions are migrated regularly, but the
objects’ memories are directly accessible to both the GPU device and the host. The Peer
to Peer Migration case shows the execution times of Dazmir with different numbers of data
partitions when the migrated object only contains the address and the size of the data,
which is then provided to the target GPU device, which directly copies the data from the
source.
The reason the Peer to Peer Migration case is faster than the other two cases is that
direct memory access between GPU devices eliminates the need to retrieve and send the
entire object between localities. Additionally, the Page-Locked Migration case is faster
than the Indirect Migration case because requiring copying objects to the main memory
and back makes migration even slower.
Despite the trade-offs in performance, all three migration strategies explored in this
chapter do not replace each other, and some use cases may need any of them. For example,
if no direct memory access is possible between GPU devices, then migrating an object must
still work correctly and has to migrate the object indirectly. As for page-locked memory
allocations, the amount of page-locked memory that an application can use is limited, yet
the limitation is hard to quantify and depends on many factors. Additionally, page-locked
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Migration Performance in GPU-Enabled Dazmir with
and without Peer-to-peer Support (Logarithmic Scale)
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Figure 5.2. Comparison of execution between indirect migration, page-locked indirect migration, and peer-to-peer migration on GPU-enabled Dazmir between HPX localities on
one node. Indirect migration and page-locked indirect migration represent cases where the
AGAS migrates data by copying them from the GPU device to the main memory, sending
them to the other locality, and copying them back to the target GPU device. Peer to peer
migration represents the case where the target GPU device directly copies data from the
source GPU device.
memory yields the best performance when its use eliminates frequent copying of the data
back and forth from the GPU to the main memory, which may not necessarily be the
case in some applications. In other words, GPU-enabled HPX applications need all three
variations of the migration process.
5.6.

Conclusions

This chapter discussed how HPX migration relates to CUDA-enabled HPX applications
and the performance implications of using the existing HPX migration implementation in
CUDA-enabled applications. It proposed an idea to enhance HPX migration for CUDA
applications and demonstrated its practicality.
We proposed three strategies to migrate objects between two localities running on one
node in a CUDA-enabled HPX application. We explained a method for studying the ap62

plication’s performance under the proposed migration strategies. Finally, we provided an
implementation of the migration strategies and used the method to analyze their performance when run on a Rostam node.
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Chapter 6. Adaptive Migration in HPX using APEX Policies
Chapter 2 introduced the Active Global Address Space in HPX and how it differentiates
HPX from other asynchronous runtime systems with its capability to asynchronously and
transparently migrate objects between different localities. Chapter 3 explored migration
and demonstrated its manual use to improve the scaling behavior of Dazmir, a purposely
balance-impaired distributed mini-application. Chapter 4 explained that APEX is designed
to inspect and query hardware counters, the Tuning and Analysis Utilities library, the
HPX runtime system, and the HPX performance counter system for performance data. In
addition to APEX’s instrumentation capabilities, it can also adaptively adjust application
execution based on policies or respond to changes in the environment. Considering the
availability of AGAS, and its migration feature, APEX, an obvious next step is to use
APEX to analyze a running HPX application, identify load-imbalances, and amend it
using AGAS migration. Building such software is the topic that we intend to investigate
in this chapter.
6.1.

Introduction

When an HPC application has load-imbalance caused by suboptimal data partitioning,
it exhibits poor scaling behavior and wastes compute resources. In most applications, it is
possible to resolve the imbalance by improving the initial data placement. However, in some
applications, the load balance deteriorates as time and computation progress. Such applications represent a minority, but essential group of HPC applications. Examples for this
group include Multiple Time-stepping or Adaptive Mesh Refinement (AMR) applications.
Considering that improving the initial data layout is insufficient to address load-imbalance,
the next logical choice is to detect and address the issue at runtime when it manifests itself.
Accomplishing this objective requires continuous examination of either direct performance
metrics that indicate uneven utilization of resources across the execution environment or
other metrics from the application itself that are better indicators of the problem.
APEX instrumentation library can measure and collect various performance metrics
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from the environment, the HPX runtime system, and the application itself. It also features a
policy engine that allows enforcement of user-defined policies that check if a particular condition is met and intervene if necessary. In the case of the Dazmir, our mini-application,
load imbalance can be detected by comparing the number of partition objects on each
locality against the number of objects that the optimal distribution would have had. Additionally, the HPX performance counter framework provides performance counters that
report the number of objects of a specific type on different localities. These methods of
detecting load-imbalance allow us to express a custom policy for the APEX policy engine
that runs on each locality and intermittently checks the number of partition objects and
triggers a load-balancing callback function.
In short, the objective of this chapter is to describe a distributed adaptive loadbalancing method that uses the performance data available through APEX to redistribute
data in Dazmir and improve its data locality and scaling behavior. To demonstrate the
policy’s behavior, we compare the performance of Dazmir in several configurations that
either manually redistributes data using AGAS migration to achieve better performance or
use our custom policy, which triggers AGAS migration automatically.
6.2.

Related Work

This section focuses on existing work on adaptivity in distributed asynchronous multitask runtime applications that aim to improve performance portability and scaling behavior.
Most of the research in this section relates to uses of APEX in HPX applications, in addition to work done in Charm++ [88] with regards to dynamic load-balancing to detecting
balance-impairment in distributed Charm++ applications and improve scaling behavior.
6.2.1.

APEX

APEX policies are widely used in HPX applications to monitor and dynamically adapt
to conditions that are too complex to take into account during development. Several studies
have demonstrated its use for adaptive enhancement of application execution. It has been
used to find improved task grain sizes to reduce scheduling overheads [89]. Studying parcel
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coalescing techniques has led to the creation of an APEX policy that can tune parcel
coalescing parameters to reduce communication fosts [73]. Similarly, studying the subject
of task-inlining to control the granularity or work and reduce the number of tasks created
to reduce the amount of overhead caused by scheduling many small tasks has produced
APEX policies that are used to improve the performance of Phylanx applications using
task inlining [90].
Even though using migration improves productivity, not every application uses it simply
because the kind of problem that migration is intended to solve is not a new problem. Many
approaches and implementations already exist that had solved this problem before HPX
completed its migration implementation. The same is true for some HPX applications that
take a different approach to overcome data distribution imbalances instead of relying on
migration. For example, Octo-Tiger performs a “re-gridding” operation on its mesh at
fixed points in its code. During re-gridding, execution is stopped to redistribute the grid
to compute nodes and ensure all nodes have work to perform. Even though doing so is an
expensive operation, since most resources are idle during re-gridding, the imbalance is so
significant that this expensive operation still improves scaling and overall resource usage.
6.2.2.

Adaptive Migration in Charm++

Charm++ [88, 4, 91] research extensively covers adaptive migration [43, 92]. They
have several types of load-balancers used to improve their applications’ performance portability and scaling behavior. Charm++ load-balancers can monitor the application for
performance-impairment signs intermittently or when explicitly triggered, which is similar to what APEX does. Charm++ load-balancers can be application-specific, provide a
general strategy, use a user-provided strategy, or use sophisticated graph partitioning libraries like METIS, Trilinos, and Scotch. Existing Charm++ load-balancers include some
load-balancers that are centralized, in addition to those that distributed and implementations of hierarchical schemes [93]. When using distributed and hierarchical Charm++ loadbalancers, an additional tool, a MetaBalancer component, monitors how the execution envi66

ronment as a whole is evolving and updates load-balancing strategies as needed. Charm++
load-balancers have been used in high-profile Charm++ applications like NAMD, OpenAtom [94], and ChaNGa.
Another area of use of migration in Charm++ is for distributed fault-tolerance [95].
Charm++ makes it possible to recover from hardware failures using checkpoints, which
the runtime can make manually or automatically and put on another node or disk. This
feature is useful to create checkpoints or to recover from hardware failures. The user is
responsible for writing an interface to allow the runtime to make checkpoints.
It is worth noting that we find all of this work impressive and continue to work on
HPX because HPX is semantic-C++ software, which makes it more portable and more
interesting for us. Additionally, most of these features regard ubiquitously understood
HPC programming requirements or principles that older research introduces ahead of its
time and could not implement with accessible technology. Like the load-balancing schemes,
or checkpointing using migrating, many of these features have been independently partially
or fully implemented in HPX, but are not fully explored and as extensively tested, which
need to take place in the future.
6.3.

APEX Policy Engine

HPC users need to consider a wide variety of assumptions, configurations, and creative ways to express their code to ensure their applications can meet their performance
requirements. It is indeed typical for HPC applications to need to run on several HPC machines, some of which may be heterogeneous, have a different number of nodes, available
memory, and various communication back-ends. Furthermore, they are limited by runtime events that are not necessarily foreseeable and degrade their application performance
portability and scaling characteristics. For instance, an Adaptive Mesh Refinement (AMR)
program’s workload is not predictable in advance, which means the typical approach of optimal partitioning during initial data placement is inadequate, and the code still becomes
balance-impaired as execution proceeds. In other words, when performance imbalance is
67

not possible to resolve due to excessive complication of correcting logic or due to insufficient
information, then the resolution needs to take place at runtime.
Instrumentation frameworks, like APEX, can collect a wide variety of information to
help identify the potential changes for the continuous, adaptive improvement of application
behavior at runtime. In this work, we consider using APEX because its development
process closely follows the development of HPX and hence, is better suited to our needs.
A key feature of APEX is its policy engine that can optionally be enabled to use the
collected measurements and change the program’s execution according to “policies”. In
implementation speak, an APEX policy is a function registered and run by APEX that
analyzes available data and measurements and decides if current rules need to respond to
the application’s performance, external changes, or events in the environment. The APEX
policy engine enforces APEX policies. APEX policy enforcement can be triggered either
manually by the user or intermittently at desired intervals. They can also be enabled or
disabled by during runtime if there is a need to do so.
The Active Harmony [96] tuning library implements a feedback control mechanism and
makes several search algorithms available to control application execution behavior through
tuning select parameters. In this scheme, applications provide a set of select performance
metrics and options to Active Harmony, which searches for improved tuning parameters to
improve application execution. Fig. 6.1 shows an overview of interactions between APEX,
APEX Policy Engine, Active Harmony, and the application.
6.4.

Proof of Concept Example

Our idea is to demonstrate that it is possible to develop policies that can improve
imbalance, execution time, and scaling behavior using data collected by HPX performance
counters and through APEX. The HPX performance counter framework has a performance
counter that counts objects of a particular type. Additionally, since performance counters
are globally accessible in HPX with their names, performance counters’ values on other
localities can be queried. We implement a policy rule that runs intermittently at an arbi68
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Figure 6.1. Interactions between APEX, Performance Counter Framework, PAPI, TAU,
Policy Engine, Active Harmony and the application. APEX can collect performance data
from HPX performance counters, HPX threading system, the application itself, or external
libraries such as PAPI. The APEX policy engine can access the collected data and use
them to enforce desired policies at runtime.
trarily chosen interval and processes the object count performance counter for the current
locality. When the policy decides migration is necessary, it calls a function provided by the
application, which triggers the migration process.
6.4.1.

Policies

We present two cases to study adaptive migration: 1) Gradually move extra data to
neighboring localities if there are such data. 2) Use pre-determined information to move
objects that need to migrate to their appropriate locations. The actual APEX policy
implementation is the same for both and checks whether the current locality has more data
partitions than it would have ideally had. If that is the case, it triggers a call-back function.
The two cases are as follows:
6.4.1.1.

Informed policy

The informed policy uses pre-determined knowledge of the optimal to load-balance
the impaired case of Dazmir. This idea is useful to check how application execution is
affected by an ideal mechanism since it does not do work at runtime to determine the
optimal distribution. Additionally, it is useful for representing cases where it is possible,
computationally cheap, and easy to determine a more effective data distribution.
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1
2
3

auto instances = query_counter < object_type >( find_here ());
auto localities = ge t_n um _l oc al it ie s ();
auto advance_count = instances / localities ();

4
5
6
7
8
9

auto start = partitions . begin () + advance_count ;
for ( auto & i : localities )
{
migrate_n ( start , advance_count , i );
}

Listing 6.1: Pseudo-code of the informed scheme’s call-back function

6.4.1.2.

Diffusion policy

This policy aims to determine the number of available nodes and the total number of
objects and use them to determine the number of extra objects on each node. If the current
node has extra objects, half of the extra objects are migrated from the beginning of the
data partitions to the next node, and the other half of the extra objects are migrated from
the back of the data partitions to the previous node.

1
2
3
4
5
6
7
8
9

auto instances = query_counter < object_type >( find_here ());
auto localities = ge t_n um _l oc al it ie s ();
auto moves = instances / localities / 2;
// move to next locality
auto & prev_loc = circular_prev ( f in d _ al l _ l oc a l it i e s () , find_here ());
migrate_n ( partitions . begin () , moves , prev_loc )
// move to previous locality
auto & next_loc = circular_next ( f in d _ al l _ l oc a l it i e s () , find_here ());
migrate_n ( partitions . end () - moves - 1 , moves , next_loc ]

Listing 6.2: Pseudo-code of the diffusion policy’s call-back function

6.4.2.

Performance Metrics

Assessing our migration policies’ performance and their effects on execution requires
concrete performance metrics that reflect these effects. Therefore, appropriate performance
metrics must show clear differences between cases where migration is happening and a
baseline case where the data distribution is optimal.
Dazmir simulates a one-dimensional heat stencil for a specific number of timesteps that
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the user defines. However, since some computing resources do not have enough work to
perform in the imbalanced cases, the amount of time it takes for them to finish is likely
longer than the baseline. Furthermore, the two migration policies attempt to redistribute
work through different measures, and we expect to see different behavior from them. Our
identified performance metrics are as follows:
1. Rate of Progression: It indicates the number of timesteps that have been simulated
since the last measurement per unit of time. It can be calculated by dividing the
difference between the current number of timesteps and the previous measurement
by the difference in time.
2. Average Thread Idle Rate: A thread idle rate measures the portion of time an operating system thread had no work. Since each locality in HPX typically has the same
number of operating system threads as CPU cores, the average thread idle rate for
the locality is the average of that localities thread idle rates. The average thread idle
rate for the entire application is the average of all localities’ average idle rates.
3. Total Execution Time: It indicates the amount of time it takes for the unbalanced
cases to run to completion compared to the baseline case.
6.4.3.

Configuration

We selected Dazmir for its relative simplicity and also made modified versions of that
are intentionally and artificially load imbalanced such that all data partitions are initially
placed on one locality. We also add an HPX performance counter that reports the number
of performed iterations and exposes it as an HPX performance counter to track execution
progress.
The experiments we run are as follows:
1. Baseline: Regular Dazmir. Run the original Dazmir without any modifications. The
initial data partitioning is optimal.
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2. Informed balancing: Run Dazmir such that all of the data is placed on one locality
initially. The APEX policy is then triggered to the informed policy 6.4.1.1 run once
and trigger the call-back function 6.1, which contains a pre-determined set of instructions that achieves the same load configuration as the baseline case after all targeted
objects are migrated.
3. Diffused balancing: Run Dazmir such that all of the data is placed on one locality initially. The APEX policy is triggered every 1 second to enforce the diffusion
policy 6.4.1.2 and run the call-back function 6.2.
In our experiments, we run Dazmir for 48000 timesteps with 128000 partitions and
each partition containing 65000 points. We run our experiments on the SuperMIC cluster
at Louisiana State University. We provide results for 128 nodes. The configuration of
SuperMIC is listed in Table 6.1.
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Table 6.1. Configuration of SuperMIC
Nodes available
Architecture
Cores/Node
Processor
Memory
Connection
Operating System

360
Intel Ivy Bridge-EP
2 × 10 cores
Intel CPU E5-2680 v2 @ 2.80GHz
64 GB
Infiniband
Red Hat Enterprise Linux (RHEL) 6.8
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Figure 6.2. Comparison of execution times of Dazmir with optimal data distribution as the
baseline, against execution times of unbalanced Dazmir with migration policies applied.
The experiments were run on 128 nodes of SuperMIC.
6.5.

Performance Results

This section discusses the results of our experimentation on our proposed policies using
the Dazmir mini-application. We compare our measurements for each of the performance
metrics and provide an interpretation of our results.
Fig. 6.2 shows the total execution times of the three cases. As we expected, the
baseline case is significantly faster since it does not suffer from load-imbalance issues as the
informed and diffusion policy implementation cases do. Additionally, the informed policy
is faster than the diffusion policy because it instantly takes action to resolve imbalance,
and for most of the execution time, the data placement is optimal.
We run Dazmir on 128 nodes on Cori for 50000 time steps with 128000 partitions
and each partition containing 65000 points. As section 6.4 explained, we have an HPX
performance counter for our experiment that reports the number of completed iterations on
each locality to track each Dazmir configuration’s progression. We query this performance
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Comparison of simulation timesteps rates between baseline and
load balancing cases
Simulation timesteps per second
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Figure 6.3. Comparing performance measurements between the proposed load-balancing
policies and the optimally balanced baseline as run on 128 nodes of SuperMIC. Note that
at each point in time, the three cases are at different points of execution. The baseline
case finishes at around 320 seconds, but the two migration cases continue to run and finish
later.
counter’s value every second to track each locality’s number of completed iterations during
execution. We then accumulate all localities values every second to get the total number of
completed iterations at any given second during execution. Fig. 6.3 shows the comparison
between the baseline Dazmir configuration’s progression rates, which finishes execution in
about 200 seconds, against the migration policy cases. Notice that the total number of
completed iterations per second converges between the three at around 200 seconds into
the execution.
The next metric to compare is the average operating system thread idle rates. Fig. 6.5
shows the comparison between the baseline Dazmir configuration and the other configurations in the same time window. As we can see, over time, the migration policies improve
operating system thread idle rates as they improve the data distribution, and localities
have more work to assign work to their operating system threads.
Both Fig. 6.3 and Fig. 6.5 show that the diffusion scheme is slow to converge with
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Comparison of completed simulation timesteps between baseline
and load balancing cases
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Figure 6.4. The number of simulated timesteps during the execution between the proposed
load-balancing policies and the optimally balanced baseline runs on 128 nodes of SuperMIC.
At similar points in time, each case is at a different point in execution.
the performances of the informed scheme and the baseline. This behavior is because the
diffusion scheme does not know the optimal data distribution, and it also has to improve it
progressively, which takes more time. Moreover, some data partitions must migrate many
times until they reach their optimal places, where all localities have similar amounts of
work.
These results are useful in showing that our load-balancing schemes can accomplish
their primary objective of improving data distribution in a balance-impaired application.
Additionally, they show that while load-balancing schemes take some time to work, they
can eventually get the application’s progression rate to converge with an optimally balanced
case. More broadly, they show that it is possible to use HPX in conjunction with APEX
to perform load-balancing.
6.6.

Conclusions

This chapter explained how adaptive migration policy is useful in data balance-impaired
applications. We provided two load-balancing schemes that work that use APEX policies as
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Comparison of the average thread idle rates between baseline and
load balancing cases
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Figure 6.5. Comparing the average idle rates in the same time window between the proposed load-balancing policies and the optimally balanced baseline as run on 128 nodes
of SuperMIC. Note that at each point in time, the three cases are at different points of
execution. The baseline case finishes at around 320 seconds, but the two migration cases
continue to run and finish later.
the trigger for callback functions that run the migration scheme. The first policy gradually
redistributes data from overloaded nodes to their neighbors. The second policy knows the
optimal data distribution in advance and immediately tries to migrate excessive objects to
their appropriate locations. We then presented a comparison between our policies’ resulting
execution times and scaling behavior against an optimally balanced case to demonstrate
their performance implications.
The load-balancer designs in this chapter implicitly make several assumptions that, in
their current form, may limit their generalization to other applications. One assumption
of our approach is that we know the current and optimal data distributions in our miniapplication, which is not necessarily true for every application. Another assumption is
that the data imbalance is extreme enough that taking action to detect and rectify it in a
distributed fashion will improve performance and scaling.
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Chapter 7. Conclusions
This dissertation presented a series of investigations on our quest to build a load balancing system that utilizes the existing migration feature in HPX to improve application
performance and scaling behavior. Chapter 2 studied the performance implications of using
AGAS and identified the most expensive operations in AGAS. Chapter 3 studied the effects of AGAS migration on HPX applications. Chapter 4 studied the performance impact
of using APEX in HPX applications. We addressed the use of AGAS migration in HPX
applications integrated with CUDA to study possible improvements and optimizations to
the current AGAS design in chapter 5. We used Octo-Tiger, a real-world state-of-the-art
HPX application, in some of our studies to investigate the more mature features of HPX
(see chapter 2, chapter 4) and the Dazmir mini-application to simulate cases that required
more agility and faster prototyping capabilities.
Our software solution, discussed in chapter 6, is tested on a mini-application to analyze
its effectiveness and understand its overheads. Since migration is what sets apart HPX and
other distributed many-task systems, demonstrating its use in applications that use it and
showing concrete performance benefits is essential to complete the argument in its favor. In
other words, our software is the final missing piece in the development of HPX and shows
the usefulness of the AGAS design.
The success that HPX has enjoyed so far is because HPX has been empowering users
to smoothly extract parallelism from their parallel code and improve their productivity.
However, its potential in achieving its slogan, “A cure for performance impaired parallel
applications,” has not been taken advantage of to the fullest yet. Our research is a step
towards proving this claim and provides concrete evidence for it.
7.1.

Contributions

This dissertation contains the following contributions:
1. It introduces and documents AGAS and describes its operations.

78

2. It derives, implements, and verifies a method and a set of performance metrics to
study AGAS performance.
3. It develops a methodology for performance measurements to identify the drivers of
overhead in AGAS using real-world HPX applications.
4. It introduces, documents, and analyzes HPX migration and identifies its advantages,
costs and performance characteristics.
5. It develops and verifies a methodology to study the performance impact of migration
in HPX.
6. It develops an application to verify our methodology to study the performance impact
of migration in HPX.
7. It provides performance measurements to demonstrate the impact of migration in
HPX using the Dazmir mini-application on up to 16 nodes.
8. It analyzes functionality that AGAS needs to implement migration in CUDA-enabled
HPX applications.
9. It provides example implementations of functionality that AGAS needs to implement
migration in CUDA-enabled HPX applications using the Dazmir mini-application.
10. It provides performance measurements to compare the characteristics of migration
functionality that AGAS needs to implement for CUDA-enabled HPX applications
on a computing node with two NVIDIA GPU devices.
11. It provides a method to study the impact APEX has on HPX applications.
12. It provides performance measurements to show the impact APEX has on applications
on up to 64 nodes using Octo-Tiger.
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13. It introduces a method to use APEX policy engines to implement adaptive load
balancing.
14. It provides an example of an informed load balancing policy that performs adaptive
migration in an HPX application using APEX.
15. It provides an example of a diffusion-type load balancing policy that performs adaptive migration in an HPX application using APEX.
16. It provides performance measurements using Dazmir to show how adaptive migration
behaves on applications on up to 16 nodes.
7.2.

Future Work

The idea of adaptive migration is intended for improving the performance and scaling behavior of balance-impaired HPC application. In this dissertation, we demonstrated
the practicality of the idea on a mini-application specifically manipulated for our experimentation. However, due to the sheer size of our study, we left many different scenarios,
experiments, and implementations to the future. The most interesting of the ideas are as
follows:
1. Modifying Octo-Tiger to use AGAS migration instead of manual redistribution during
re-gridding stages. This will transform the re-gridding stage to a completely asynchronous operation and it is of interest to study how much it would affect Octo-Tiger
performance and scalability behavior. This can be further extended with the use of
the informed policy (See 6.4.1.1) to make re-gridding a transparent operation.
2. Exploring and implementing AGAS migration in distributed CUDA applications.
This would additionally, makes it possible to implement adaptive load balancing for
distributed CUDA-enabled HPX applications.
3. Exploring the possibility of implementing some form of adaptive migration in Phylanx
applications.
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4. Load balancing is a thoroughly investigated topic in HPC systems and many techniques and libraries already exist that can assist building a generic adaptive data load
balancer for HPX applications to use. The ideas we find interesting to study are a)
using space-filling curves for mesh-based applications, b) diffusion-based partitioning,
and c) using graph partitioning libraries for more generic cases.
Users’ research and applications have been the primary driver of the HPX project’s
development process and, based on our experience, by gaining more users, these ideas and
similar ideas become too irresistible to ignore and will further drive the development and
progression of HPX.
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